电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CYD09S36V18-250BBXC

产品描述sram 9M sync dual port 256kx36 90nm com
产品类别存储    存储   
文件大小1MB,共52页
制造商Cypress(赛普拉斯)
标准
下载文档 详细参数 全文预览

CYD09S36V18-250BBXC概述

sram 9M sync dual port 256kx36 90nm com

CYD09S36V18-250BBXC规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Cypress(赛普拉斯)
零件包装代码BGA
包装说明17 X 17 MM, 1 MM PITCH, LEAD FREE, MO-192, FBGA-256
针数256
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间7.2 ns
其他特性PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATES AT 1.8V
最大时钟频率 (fCLK)250 MHz
I/O 类型COMMON
JESD-30 代码S-PBGA-B256
JESD-609代码e1
长度17 mm
内存密度9437184 bit
内存集成电路类型DUAL-PORT SRAM
内存宽度36
湿度敏感等级3
功能数量1
端口数量2
端子数量256
字数262144 words
字数代码256000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织256KX36
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装等效代码BGA256,16X16,40
封装形状SQUARE
封装形式GRID ARRAY, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)260
电源1.5/1.8 V
认证状态Not Qualified
座面最大高度1.7 mm
最大待机电流0.2 A
最小待机电流1.4 V
最大压摆率0.74 mA
最大供电电压 (Vsup)1.58 V
最小供电电压 (Vsup)1.42 V
标称供电电压 (Vsup)1.5 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Silver/Copper (Sn/Ag/Cu)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间20
宽度17 mm
Base Number Matches1

文档预览

下载PDF文档
FullFlex
FullFlex™ Synchronous SDR Dual Port SRAM
Features
Functional Description
The FullFlex™ dual port SRAM families consist of 2 Mbit, 4 Mbit,
9 Mbit, 18 Mbit, and 36 Mbit synchronous, true dual port static
RAMs that are high speed, low power 1.8V or 1.5V CMOS. Two
ports are provided, enabling simultaneous access to the array.
Simultaneous access to a location triggers deterministic access
control. For FullFlex72 these ports operate independently with
72-bit bus widths and each port is independently configured for
two pipelined stages. Each port is also configured to operate in
pipelined or flow through mode.
The advanced features include the following:
True dual port memory enables simultaneous access to the
shared array from each port
Synchronous pipelined operation with Single Data Rate (SDR)
operation on each port
SDR interface at 200 MHz
Up to 28.8 Gb/s bandwidth (200 MHz x 72 bit x 2 ports)
Selectable pipelined or flow-through mode
1.5V or 1.8V core power supply
Commercial and Industrial temperature
IEEE 1149.1 JTAG boundary scan
Available in 484-Ball PBGA (x72) and 256-Ball FBGA (x36 and
x18) packages
FullFlex72 family
36 Mbit: 512K x 72 (CYD36S72V18)
18 Mbit: 256K x 72 (CYD18S72V18)
9 Mbit: 128K x 72 (CYD09S72V18)
4 Mbit: 64K x 72 (CYD04S72V18)
FullFlex36 family
36 Mbit: 1M x 36 (CYD36S36V18)
18 Mbit: 512K x 36 (CYD18S36V18)
9 Mbit: 256K x 36 (CYD09S36V18)
4 Mbit: 128K x 36 (CYD04S36V18)
2 Mbit: 64K x 36 (CYD02S36V18)
FullFlex18 family
36 Mbit: 2M x 18 (CYD36S18V18)
18 Mbit: 1M x 18 (CYD18S18V18)
9 Mbit: 512K x 18 (CYD09S18V18)
4 Mbit: 256K x 18 (CYD04S18V18)
Built in deterministic access control to manage address colli-
sions
Deterministic flag output upon collision detection
Collision detection on back-to-back clock cycles
First Busy Address readback
Advanced features for improved high speed data transfer and
flexibility
Variable Impedance Matching (VIM)
Echo clocks
Selectable LVTTL (3.3V), Extended HSTL (1.4V–1.9V), 1.8V
LVCMOS, or 2.5V LVCMOS IO on each port
Burst counters for sequential memory access
Mailbox with interrupt flags for message passing
Dual Chip Enables for easy depth expansion
Built in deterministic access control to manage address colli-
sions during simultaneous access to the same memory location
Variable Impedance Matching (VIM) to improve data trans-
mission by matching the output driver impedance to the line
impedance
Echo clocks to improve data transfer
To reduce the static power consumption, chip enables power
down the internal circuitry. The number of latency cycles before
a change in CE0 or CE1 enables or disables the databus
matches the number of cycles of read latency selected for the
device. For a valid write or read to occur, activate both chip
enable inputs on a port.
Each port contains an optional burst counter on the input address
register. After externally loading the counter with the initial
address, the counter increments the address internally.
Additional device features include a mask register and a mirror
register to control counter increments and wrap around. The
counter interrupt (CNTINT) flags notify the host that the counter
reaches maximum count value on the next clock cycle. The host
reads the burst counter internal address, mask register address,
and busy address on the address lines. The host also loads the
counter with the address stored in the mirror register by using the
retransmit functionality. Mailbox interrupt flags are used for
message passing, and JTAG boundary scan and asynchronous
Master Reset (MRST) are also available. The
Logic Block
Diagram
on page 2 shows these features.
The FullFlex72 is offered in a 484-Ball plastic BGA package. The
FullFlex36 and FullFlex18 are available in 256-Ball fine pitch
BGA package.
Cypress Semiconductor Corporation
Document Number: 38-06082 Rev. *H
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised May 15, 2008
[+] Feedback
瑞萨单片机如何实现在线升级
{:1_142:}要使单片机能够在线升级,该怎么弄呢{:1_142:} ...
wobushisb 瑞萨MCU/MPU
STM32单片机短路
我们用的是STM32F101x4,客户返回来维修的机子很多是单片机短路的,特别是电源脚和34脚对地短路。我们做老化试验时,只是开机充放电,老化一段时间后,有一台机子莫名其妙的单片机也坏了。 对于 ......
te02 stm32/stm8
AD9162的配置问题
AD9162在配置的时候有好多寄存器,但是在配置的时候datasheet给了一个START-UP SEQUENCE,如下图。但有些需要配置的寄存器并不在这个START-UPSEQUENCE中,如 Register 0x304、 Register 0x306这 ......
yangsen7336 FPGA/CPLD
计算机网络模拟试题
计算机网络模拟试题和答案...
feifei 无线连接
麻烦chunyang等大侠进来看看433M天线的问题
对于自制的螺旋天线,安装需要注意哪些常见事项?如果安装在塑料壳子中有些什么影响么? 自制需要注意什么事项? 对于其它类型天线也能不能介绍介绍?请这种针对操作方面的事项。 发射端想 ......
wangfuchong 无线连接
求助!wince5加入CF2.0后无法启动的问题
我使用开发板带的BSP自己定制了一个wince5.0的系统,加入了Hive-based Registry功能 在没有加入.Net Compact Framework 2.0的时候,系统可以正常启动,注册表信息也可以保存 但加入.Net Compa ......
绝缘胶布 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1686  1270  503  290  2616  43  52  20  15  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved