电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CYD04S18V18-200BBXI

产品描述sram 4M sync dual port 256kx18 90nm ind
产品类别存储    存储   
文件大小1MB,共52页
制造商Cypress(赛普拉斯)
标准
下载文档 详细参数 全文预览

CYD04S18V18-200BBXI概述

sram 4M sync dual port 256kx18 90nm ind

CYD04S18V18-200BBXI规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Cypress(赛普拉斯)
零件包装代码BGA
包装说明17 X 17 MM, 1 MM PITCH, LEAD FREE, MO-192, FBGA-256
针数256
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间9 ns
其他特性PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATES AT 1.8V
最大时钟频率 (fCLK)200 MHz
I/O 类型COMMON
JESD-30 代码S-PBGA-B256
JESD-609代码e1
长度17 mm
内存密度4718592 bit
内存集成电路类型DUAL-PORT SRAM
内存宽度18
湿度敏感等级3
功能数量1
端口数量2
端子数量256
字数262144 words
字数代码256000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织256KX18
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装等效代码BGA256,16X16,40
封装形状SQUARE
封装形式GRID ARRAY, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)260
电源1.5/1.8 V
认证状态Not Qualified
座面最大高度1.7 mm
最大待机电流0.17 A
最小待机电流1.4 V
最大压摆率0.62 mA
最大供电电压 (Vsup)1.58 V
最小供电电压 (Vsup)1.42 V
标称供电电压 (Vsup)1.5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Silver/Copper (Sn/Ag/Cu)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间20
宽度17 mm
Base Number Matches1

文档预览

下载PDF文档
FullFlex
FullFlex™ Synchronous SDR Dual Port SRAM
Features
Functional Description
The FullFlex™ dual port SRAM families consist of 2 Mbit, 4 Mbit,
9 Mbit, 18 Mbit, and 36 Mbit synchronous, true dual port static
RAMs that are high speed, low power 1.8V or 1.5V CMOS. Two
ports are provided, enabling simultaneous access to the array.
Simultaneous access to a location triggers deterministic access
control. For FullFlex72 these ports operate independently with
72-bit bus widths and each port is independently configured for
two pipelined stages. Each port is also configured to operate in
pipelined or flow through mode.
The advanced features include the following:
True dual port memory enables simultaneous access to the
shared array from each port
Synchronous pipelined operation with Single Data Rate (SDR)
operation on each port
SDR interface at 200 MHz
Up to 28.8 Gb/s bandwidth (200 MHz x 72 bit x 2 ports)
Selectable pipelined or flow-through mode
1.5V or 1.8V core power supply
Commercial and Industrial temperature
IEEE 1149.1 JTAG boundary scan
Available in 484-Ball PBGA (x72) and 256-Ball FBGA (x36 and
x18) packages
FullFlex72 family
36 Mbit: 512K x 72 (CYD36S72V18)
18 Mbit: 256K x 72 (CYD18S72V18)
9 Mbit: 128K x 72 (CYD09S72V18)
4 Mbit: 64K x 72 (CYD04S72V18)
FullFlex36 family
36 Mbit: 1M x 36 (CYD36S36V18)
18 Mbit: 512K x 36 (CYD18S36V18)
9 Mbit: 256K x 36 (CYD09S36V18)
4 Mbit: 128K x 36 (CYD04S36V18)
2 Mbit: 64K x 36 (CYD02S36V18)
FullFlex18 family
36 Mbit: 2M x 18 (CYD36S18V18)
18 Mbit: 1M x 18 (CYD18S18V18)
9 Mbit: 512K x 18 (CYD09S18V18)
4 Mbit: 256K x 18 (CYD04S18V18)
Built in deterministic access control to manage address colli-
sions
Deterministic flag output upon collision detection
Collision detection on back-to-back clock cycles
First Busy Address readback
Advanced features for improved high speed data transfer and
flexibility
Variable Impedance Matching (VIM)
Echo clocks
Selectable LVTTL (3.3V), Extended HSTL (1.4V–1.9V), 1.8V
LVCMOS, or 2.5V LVCMOS IO on each port
Burst counters for sequential memory access
Mailbox with interrupt flags for message passing
Dual Chip Enables for easy depth expansion
Built in deterministic access control to manage address colli-
sions during simultaneous access to the same memory location
Variable Impedance Matching (VIM) to improve data trans-
mission by matching the output driver impedance to the line
impedance
Echo clocks to improve data transfer
To reduce the static power consumption, chip enables power
down the internal circuitry. The number of latency cycles before
a change in CE0 or CE1 enables or disables the databus
matches the number of cycles of read latency selected for the
device. For a valid write or read to occur, activate both chip
enable inputs on a port.
Each port contains an optional burst counter on the input address
register. After externally loading the counter with the initial
address, the counter increments the address internally.
Additional device features include a mask register and a mirror
register to control counter increments and wrap around. The
counter interrupt (CNTINT) flags notify the host that the counter
reaches maximum count value on the next clock cycle. The host
reads the burst counter internal address, mask register address,
and busy address on the address lines. The host also loads the
counter with the address stored in the mirror register by using the
retransmit functionality. Mailbox interrupt flags are used for
message passing, and JTAG boundary scan and asynchronous
Master Reset (MRST) are also available. The
Logic Block
Diagram
on page 2 shows these features.
The FullFlex72 is offered in a 484-Ball plastic BGA package. The
FullFlex36 and FullFlex18 are available in 256-Ball fine pitch
BGA package.
Cypress Semiconductor Corporation
Document Number: 38-06082 Rev. *H
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised May 15, 2008
[+] Feedback
DC-DC转换器电路设计
 什么是DC-DC转换器?其实就是通过DC-DC转换器转变为输入电压后有效输出固定电压的电压转换器。一般DC-DC转换器分为升压型DC-DC转换器、降压型DC-DC转换器以及升降压型DC-DC转换器三类。根据不 ......
fish001 能源基础设施
国产PCB设计软件——青越锋
上海青越软件有限公司推出的青越锋是一款完全自主知识产权的国产EDA软件,分为单机版和网络版两种,每个版本分为四个功能模块:SchLib、SchDoc、PCBLib、PCBDoc。青越锋集成了世界领先EDA软件的 ......
tsingyue PCB设计
没想到你是这样的MPU6050
遇到很郁闷的事情:我的MPU6050常常输出数据为0. 昨天把I2C WRITE 的延时改到2之后好了。今天来看又没数据了。已经排除硬件问题,因为用另一个专门检测代码,MPU6050输出是正常的的。 有大神知 ......
wsyyj 电子竞赛
研祥104-1621网卡无法显示和使用
我们公司嵌入式系统使用的主板改成研祥的104-1621,操作系统是Windows Embedded CE 6.0。 板上的网卡是RTL8139系列网卡,在定制操作系统的时候,选择了WinCE6.0自带的RTL8139驱动。 现在出 ......
houyb 嵌入式系统
出一块FPGA开发板Cyclone III
FPGA开发板出,需要的朋友,也可联系我的QQ:770917853。 ...
guorongbo00 淘e淘
TI 阻抗跟踪TM电量计化学ID 获取方法
随着锂电池的广泛应用,TI 电量计越来越多使用在智能手机电池、笔记本电脑电池、智能音箱电池、电动自行车电池等产品里。电池化学ID (Chemistry ID or CHEM ID)是TI 阻抗跟踪TM(Impedance T ......
qwqwqw2088 模拟与混合信号

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1928  2441  1178  1342  980  39  50  24  28  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved