电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TAZC474J050LBB0823

产品描述Tantalum Capacitor, Polarized, Tantalum (dry/solid), 50V, 5% +Tol, 5% -Tol, 0.47uF, Surface Mount, 2005, CHIP
产品类别无源元件    电容器   
文件大小119KB,共10页
制造商AVX
下载文档 详细参数 全文预览

TAZC474J050LBB0823概述

Tantalum Capacitor, Polarized, Tantalum (dry/solid), 50V, 5% +Tol, 5% -Tol, 0.47uF, Surface Mount, 2005, CHIP

TAZC474J050LBB0823规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
Objectid1718682737
包装说明, 2005
Reach Compliance Codecompliant
ECCN代码EAR99
YTEOL0
电容0.47 µF
电容器类型TANTALUM CAPACITOR
介电材料TANTALUM (DRY/SOLID)
JESD-609代码e0
漏电流0.001 mA
制造商序列号TAZ
安装特点SURFACE MOUNT
负容差5%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
包装方法BULK
极性POLARIZED
正容差5%
额定(直流)电压(URdc)50 V
尺寸代码2005
表面贴装YES
Delta切线0.06
端子面层Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
端子形状J BEND

文档预览

下载PDF文档
TAZ Series
COTS-Plus
The TAZ part has fully molded,
compliant leadframe construction
designed for use in applications utilizing
solder (Reflow, Wave or Vapor Phase),
conductive adhesive or thermal
compression bonding techniques.
Each chip is marked with polarity,
capacitance code and rate voltage.
The series comprises ten case sizes
(see dimensional chart below) with the
maximum size V case giving capaci-
tance values to 470 µF. The C case,
with its non-standard aspect ratio, is
retained as a QPL (Qualified Product
List) only special.
CASE DIMENSIONS:
Case Length (L)
Width (W)
Height (H)
Code ±0.38 (0.015) ±0.38 (0.015) ±0.38 (0.015)
A
B
2.54 (0.100)
3.81 (0.150)
5.08 (0.200)
3.81 (0.150)
5.08 (0.200)
5.59 (0.220)
6.73 (0.265)
7.24 (0.285)
6.93 Max
(0.273)
1.27 (0.050)
1.27 (0.050)
1.27 (0.050)
2.54 (0.100)
2.54 (0.100)
3.43 (0.135)
2.79 (0.110)
3.81 (0.150)
5.41 Max
(0.213)
1.27 (0.050)
1.27 (0.050)
1.27 (0.050)
1.27 (0.050)
1.27 (0.050)
1.78 (0.070)
Term. Width (W
1
)
1.27±0.13
(0.050±0.005)
1.27±0.13
(0.050±0.005)
1.27±0.13
(0.050±0.005)
2.41+0.13/-0.25
(0.095+0.005/-0.010)
2.41+0.13/-0.25
(0.095+0.005/-0.010)
millimeters (inches)
Term. Length (A)
±0.13 (0.005)
0.76 (0.030)
0.76 (0.030)
0.76 (0.030)
0.76 (0.030)
0.76 (0.030)
0.76 (0.030)
1.27 (0.050)
1.27 (0.050)
1.19 (0.047)
S min
1.80 (0.071)
1.65 (0.065)
2.92 (0.115)
1.65 (0.065)
2.92 (0.115)
3.43 (0.135)
3.56 (0.140)
0.70 (0.028)
N/A
MARKING
(White marking on black body)
Polarity Stripe (+)
C
D
E
F
Capacitance Code
Rated Voltage
G
H
X
3.30±0.13
(0.130±0.005)
2.67±0.13
2.79 (0.110)
(0.105±0.005)
3.68+0.13/-0.51
2.79 (0.110) (0.145+0.005/-0.020)
2.74 Max
(0.108)
3.05±0.13
(0.120±0.005)
HOW TO ORDER
TAZ
Type
H
Case
Size
227
Capacitance
Code
pF code:
1st two digits
represent
significant
figures 3rd digit
represents
multiplier
(number of zeros
to follow)
*
Capacitance
Tolerance
M = ±20%
K = ±10%
J = ±5%
006
Voltage
Code
004 = 4Vdc
006 = 6Vdc
010 = 10Vdc
015 = 15Vdc
020 = 20Vdc
025 = 25Vdc
035 = 35Vdc
050 = 50Vdc
C
Standard or
Low ESR
Range
C = Std ESR
L = Low ESR
#@
Qualification/
Reliability
# = Inspection Level
S = Std. Conformance
L = Group A
@ = Failure Rate Level
Weibull:
B = 0.1%/1000 hrs.
(90% C = 0.01%/
1000 hrs. conf.)
Comm: Z = Non ER
0^
Termination
Finish
09 = Gold Plated
08 = Hot Solder
Dipped
00 = Solder
Fused
++
Surge Test
Option
00 = None
23 = 10 cycles,
+25°C
24 = 10 cycles,
-55°C &
+85°C
45 = 10 cycles,
-55ºC &
+85ºC
before
Weibull
Packaging
B = Bulk
R = 7" T&R
S = 13" T&R
TECHNICAL SPECIFICATIONS
Technical Data:
Capacitance Range:
Capacitance Tolerance:
Rated Voltage: (V
R
)
Category Voltage: (V
C
)
Surge Voltage: (V
S
)
Temperature Range:
Unless otherwise specified, all technical
0.1 µF to 470 µF
±5%; ±10%; ±20%
4
6
10
15
2.7
4
7
10
5.2
8
13
20
3.4
5
8
12
-55°C to +125°C
data relate to an ambient temperature of 25°C
85°C:
125°C:
85°C:
125°C:
20
13
26
16
25
17
32
20
35
23
46
28
50
33
65
40
68
急寻高手
我是个用DE2板子的新手,在设计NIOS2核的时候管脚不会配置了。在加入了FLASH后,在原理图编辑环境下编辑的系统,其FLASH的管脚怎么定义?另外要用到外部扩展功能,使用JP1或者JP2,管脚怎么定义 ......
Andy22 嵌入式系统
天线增益的计算方法
增益是指在输入功率相等的条件下,实际天线与理想的辐射单元在空间同一点处所产生的信号的功率密度之比。它定量地描述一个天线把输入功率集中辐射的程度。增益显然与天线方向图有密切的 ......
Jacktang 无线连接
蓝牙驱动中bthcsr.dll中HCI_SetCallback的调用
请问一下高手们,HCI_SetCallback在bthcsr.dll中是怎么被调用的呀?没搞出一点头绪,请高手帮忙、指教。...
guqiaoling 嵌入式系统
问一下verilog移位寄存器的问题
module test(CLK,STB,DATA,DOUT); input CLK,STB,DATA; output DOUT; reg DOUT; reg shifter; reg bufferreg; reg datacoming; reg count; //initialize initial begin co ......
lilianglaoding FPGA/CPLD
求助lm733cn的引脚详细资料
lm733cn的引脚详细资料,没百度到,谢谢各位大神 ...
DZXX123 stm32/stm8
用CPLD实现DSP与PLX9054之间的连接
摘要: 介绍了利用CPLD实现DSP芯片TMS320C6711b和PCI桥芯片PLX9054之间高速数据传输的系统设计方法,并给出了相应的系统设计原理图,同时对该系统的性能进行了分析。 关键词: PCI总线;TMS32 ......
maker FPGA/CPLD

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1216  1256  1374  2250  2567  25  26  28  46  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved