电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SI5020C-BA

产品描述联网模块和开发工具 multi-rate sonet/ sdh cdr morph board
产品类别开发板/开发套件/开发工具   
文件大小158KB,共14页
制造商Silicon
下载文档 全文预览

SI5020C-BA概述

联网模块和开发工具 multi-rate sonet/ sdh cdr morph board

文档预览

下载PDF文档
Si5020C-BA
Si5020 M
I C R O
PCB
Features
!
WITH
S3050 F
OOTPRINT
Supports substitution of the
Si5020 in systems designed
for AMCC S3050 footprint
!
Simplifies evaluation of the
Si5020 device
!
DSPLL™ technology eliminates
external loop filter components
!
Excellent jitter generation performance:
3.0 mUIrms (typical)
!
Low power consumption: 108 mA at
OC-48 (typical)
!
Wide supply voltage range: 3 to 6 V
Ordering Information:
See page 11.
Applications
!
Replacement for S3050
!
In-system evaluation of the Si5020 SiPHY
TM
multi-rate SONET/SDH
clock and data recovery IC
Pin Assignments
Si5020C-BA
RATESEL0
VCC
VEE
VEE
26
NC
NC
The Si5020C-BA is a micro printed circuit board (PCB) that allows use of
the Si5020 clock and data recovery (CDR) device in communications
systems originally designed for the AMCC S3050. No system circuit board
changes are necessary because the micro PCB is pin-compatible with the
S3050.
The Si5020 device offers significant advantages in jitter performance,
power dissipation, ease of use, and size over competing CDRs. The
Si5020 incorporates Silicon Laboratories’ DSPLL™ technology for
improved performance and ease of use. DSPLL technology eliminates
external loop filter components and their associated noise entry points,
thus making the Si5020 CDR less susceptible to board-level interaction
and helping to ensure optimal jitter performance.
32
31
29
30
27
28
NC
NC
VCC
VEE
VEE
SERDATIP
SERDATIN
NC
REFCLKP
25
VCC
Description
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
11
10
13
12
14
15
16
RATESEL1
SERCLKOP
SERCLKON
VEE
NC
SERDATOP
SERDATON
NC
9
NC
NC
VCC
REFCLKN
VCC
VEE
VEE
Top View
Functional Block Diagram
RATESEL0
LOCKDET
RATESEL1
RATESEL1
RATESEL0
LOL
SERDATIP
SERDATIN
DIN+
DIN–
Inverter
DOUT+
DOUT–
SERDATOP
SERDATON
PWRDN/CAL
Si5020
CDR
REXT
GND
VDD
REFCLKP
REFCLKN
VCC
IN
GND
POK
OUT
REFCLK+
REFCLK–
CLKOUT+
CLKOUT–
SERCLKOP
SERCLKON
VEE
Regulator
Rev. 1.0 3/04
Copyright © 2004 by Silicon Laboratories
Si5020C-BA-DS10
LOCKDET

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1685  2496  177  2573  595  34  51  4  52  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved