电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SPC58EC74E1FEF0X

产品描述Microcontroller
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小3MB,共139页
制造商ST(意法半导体)
官网地址http://www.st.com/
标准
下载文档 详细参数 全文预览

SPC58EC74E1FEF0X概述

Microcontroller

SPC58EC74E1FEF0X规格参数

参数名称属性值
是否Rohs认证符合
Objectid145148278581
Reach Compliance Codecompliant

文档预览

下载PDF文档
SPC584Cx, SPC58ECx
32-bit Power Architecture
®
microcontroller for automotive ASIL-B
applications
Datasheet
-
production data
eTQFP64 (10 x 10 x 1.0 mm)
eTQFP100 (14 x 14 x 1.0 mm)
– Memory Error Management Unit (MEMU)
for collection and reporting of error events
in memories
– Cyclic redundancy check (CRC) unit
Crossbar switch architecture for concurrent
access to peripherals, Flash, or RAM from
multiple bus masters with end-to-end ECC
eTQFP144 (20 x 20 x 1.0 mm) eTQFP176 (24 x 24 x 1.4 mm)
Body cross triggering unit (BCTU)
– Triggers ADC conversions from any eMIOS
channel
– Triggers ADC conversions from up to 2
dedicated PIT_RTIs
Enhanced modular IO subsystem (eMIOS): up
to 64 timed I/O channels with 16-bit counter
resolution
Enhanced analog-to-digital converter system
with:
– 3 independent fast 12-bit SAR analog
converters
– 1 supervisor 12-bit SAR analog converter
– 1 10-bit SAR analog converter with STDBY
mode support
Communication interfaces
– 18 LINFlexD modules
– 8 deserial serial peripheral interface (DSPI)
modules
– 8 MCAN interfaces with advanced shared
memory scheme and ISO CAN-FD support
– Dual-channel FlexRay controller
– 1 ethernet controller 10/100 Mbps,
compliant IEEE 802.3-2008
Low power capabilities
– Versatile low power modes
– Ultra low power standby with RTC
– Smart Wake-up Unit for contact monitoring
– Fast wakeup schemes
Dual phase-locked loops with stable clock
domain for peripherals and FM modulation
domain for computational shell
FPBGA292 (17 x 17 x 1.8 mm)
Features
AEC-Q100 qualified
High performance e200z420n3 dual core
– 32-bit Power Architecture technology CPU
– Core frequency as high as 180 MHz
– Variable Length Encoding (VLE)
4224 KB (4096 KB code flash + 128 KB data
flash) on-chip flash memory: supports read
during program and erase operations, and
multiple blocks allowing EEPROM emulation
176 KB HSM dedicated flash memory (144 KB
code + 32 KB data)
384 KB on-chip general-purpose SRAM (in
addition to 128 KB core local data RAM: 64 KB
included in each CPU)
Multi-channel direct memory access controller
(eDMA) with 64 channels
1 interrupt controller (INTC)
Comprehensive new generation ASIL-B safety
concept
– ASIL-B of ISO 26262
– FCCU for collection and reaction to failure
notifications
September 2018
This is information on a product in full production.
DS11620 Rev 5
1/139
www.st.com

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2356  1485  1722  1148  507  48  30  35  24  11 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved