电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

Y16242K28511T9W

产品描述Fixed Resistor,
产品类别无源元件    电阻器   
文件大小2MB,共6页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 全文预览

Y16242K28511T9W概述

Fixed Resistor,

Y16242K28511T9W规格参数

参数名称属性值
Objectid7311977813
Reach Compliance Codeunknown
Country Of OriginIsrael
ECCN代码EAR99
Factory Lead Time17 weeks
YTEOL10
端子数量2
电阻器类型FIXED RESISTOR

文档预览

下载PDF文档
VSMP Series (0603, 0805, 1206, 1506, 2010, 2018, 2512) (Z-Foil)
Vishay Foil Resistors
Ultra High Precision Foil Wraparound Surface Mount Chip Resistor
with TCR of ± 0.05 ppm/°C and Power Coefficient of 5 ppm at
Rated Power and Load Life Stability of ± 0.005 % (50 ppm)
FEATURES
Temperature coefficient of resistance (TCR):
0.05 ppm/°C typical (0 °C to + 60 °C)
0.2 ppm/°C typical (- 55 °C to + 125 °C, + 25 °C ref.)
Resistance tolerance: to ± 0.01 %
Power coefficient “R due to self heating”:
5 ppm at rated power
Power rating: to 750 mW at + 70 °C (see table 3)
Load life stability: to ± 0.005 % at 70 °C, 2000 h at rated
power
Resistance range: 5
to 125 k (for lower or higher
values, please contact us)
Vishay Foil resistors are not restricted to standard values,
we can supply specific “as required” values at no extra cost
or delivery (e.g. 1K2345 vs. 1K)
Thermal stabilization time < 1 s
(nominal value achieved within 10 ppm of steady state
value)
Electrostatic discharge (ESD) at least to 25 kV
Short time overload:
0.005 %
Non inductive, non capacitive design
Rise time: 1 ns effectively no ringing
Current noise: 0.010 µV
RMS
/V of applied voltage
(< - 40 dB)
Voltage coefficient < 0.1 ppm/V
Non inductive: < 0.08 µH
Non hot spot design
Terminal finishes available: lead (Pb)-free, tin/lead alloy
Matched sets are available on request
Prototype quantities available in just 5 working days
or sooner. For more information, please contact
foil@vishaypg.com
Top View
(for date code print specification please refer to table 2)
INTRODUCTION
VSMP Series is the industry’s first device to provide high
rated power and excellent load life stability along with
extremely low TCR — all in one resistor.
One of the most important parameters influencing stability is
the Temperature Coefficient of Resistance (TCR). Although
the TCR of foil resistors is considered extremely low, this
characteristic has been further refined over the years. The
VSMP Series utilizes ultra high precision Bulk Metal
®
Z-Foil.
The Z-Foil technology provides a significant reduction of the
resistive element’s sensitivity to ambient temperature
variations (TCR) and to self heating when power is applied
(Power Coefficient of Resistance, or PCR). Along with the
inherently low PCR and TCR, Z-Foil technology also
provides remarkably improved load life stability, low noise
and tight tolerances.
The VSMP resistor has a full wraparound termination which
assures secure contact during the manufacturing process,
as well as providing stability during multiple thermal cyclings.
Vishay Foil Resistors' (VFR) application engineering
department is available to advise and make
recommendations. For non-standard technical requirements
and special applications, please contact VFR using the
e-mail address in the footer below.
Percent of Rated Power
TABLE 1 - TOLERANCE AND TCR VS.
RESISTANCE VALUE
(1)
(- 55 °C to + 125 °C, + 25 °C Ref.)
RESISTANCE
VALUE
()
250to 125K
100to < 250
50to < 100
25to < 50
10to < 25
5 to < 10
TOLERANCE
(%)
± 0.01
± 0.02
± 0.05
± 0.1
± 0.25
± 0.5
TYPICAL TCR AND
MAX. SPREAD
(ppm/°C)
± 0.2 ± 1.8
± 0.2 ± 1.8
± 0.2 ± 2.8
± 0.2 ± 3.8
± 0.2 ± 3.8
± 0.2 ± 7.8
FIGURE 1 - POWER DERATING CURVE
- 55 °C
100
75
50
25
0
- 75
+ 70 °C
- 50
- 25
0
+ 25 + 50 + 75 + 100 + 125 + 150 + 175
Ambient Temperature (°C)
* Pb containing terminations are not RoHS compliant; exemptions
may apply
Note
(1)
For tighter performances and non-standard values lower than
5

and above 125K, please contact VFR’s application
engineering using the e-mail addresses in the footer below
Document Number: 63060
Revision: 29-Oct-2012
For any questions, contact:
foil@vishaypg.com
www.vishayfoilresistors.com
1
SDRAM延时参数设置
持续学习特权老师的FPGA控制SDRAM的程序,我有一个问题,就是其中的延时参数怎么设置,具体的代码如下:sdram_ctrl//SDRAM时序延时参数parameter TRP_CLK =9'd4, //TRP=18ns,预充 ......
siyu FPGA/CPLD
【我与TI的结缘】+TI运放助力电子大赛
{:1_140:}上次和大家聊了一下【我与TI的结缘】的原因,就是因为MSP430单片机, 具体帖子在这里【我与TI的结缘】+MSP430系列单片机 今天在和大家聊聊我曾经用过的TI的一些运放吧,或者说是我前 ......
High哥 TI技术论坛
PCB三种特殊走线技巧:直角走线、差分走线、蛇形线
布线(Layout)是pcb设计工程师最基本的工作技能之一。走线的好坏将直接影响到整个系统的性能,大多数高速的设计理论也要最终经过Layout得以实现并验证,由此可见,布线在高速pcb设计中是至关重要 ......
ohahaha PCB设计
收到Kindle电子书啦,晒一下
本帖最后由 洗澡哥 于 2014-10-15 12:38 编辑 感谢君益兴感谢论坛,上图。 纸质的屏幕看起来很舒服~ ...
洗澡哥 嵌入式系统
【求助】那位高手搞过nRF2401,拉小弟一把
请高手看看我的程序问题在哪. 1发送 void main (void) { uint i; WDTCTL = WDTPW + WDTHOLD; BCSCTL1&=~XT2OFF; //XT2 ON ,LFXT1 work at low freque ......
何贵君 微控制器 MCU
Verilog HDL的基础知识
14138...
sdjntl FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1862  221  736  2143  2217  29  55  36  48  39 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved