电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CN5850-600BG1521-NSP

产品描述Micro Peripheral IC,
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小182KB,共2页
制造商Marvell(美满科技)
官网地址http://www.marvell.com
下载文档 详细参数 全文预览

CN5850-600BG1521-NSP概述

Micro Peripheral IC,

CN5850-600BG1521-NSP规格参数

参数名称属性值
厂商名称Marvell(美满科技)
包装说明,
Reach Compliance Codecompliant
Base Number Matches1

文档预览

下载PDF文档
Multi-Core MIPS64 Processors
R
OCTEON Plus CN58XX 4 to 16-Core MIPS64-Based SoCs
Product Brief
The OCTEON
®
Plus CN58XX family of Multi-core MIPS64 processors targets intelligent networking, control plane,
storage, and wireless applications in next-generation equipment from 2 Gbps to full-duplex 10 Gbps (20 Gbps) performance.
The family includes 10 di erent software-compatible parts, with four to sixteen cnMIPS64 cores on a single chip that integrate
next-generation networking I/Os along with the most advanced security and application hardware acceleration to deliver
a 2x – 3x performance, power and real-estate value proposition over alternatives.
®
OVERVIEW
FEATURES
Pin and software compatible with the leading
OCTEON CN38XX/CN36XX family
4-16 cnMIPS™ CPU cores (MIPS64/32 compatible) with MMU
Available in 500 MHz to 800 MHz versions
Enhanced MIPS64 integer (Release2) instruction set
Dual-issue, ve-stage pipeline, optimized latencies
Auto instruction pre-fetching and advanced data
pre-fetching features to minimize memory stalls
BENEFITS
Market-leading performance
Up to 28.8 Billion instructions per second
Leading-edge application performance
-
Up to 30 Mpps 64B IP forwarding
-
Full-duplex up to 10 Gbps for TCP, IPsec, SSL, KASUMI
-
Up to 5 Gbps for Regular Expression
Compression/Decompression
High-performance coherent memory subsystem
Up to 2MB ECC protected 8-way set associative L2
cache with locking, partitioning features for optimal performance
Integrated mainstream 128/144-bit DDR2 memory controller with
ECC, up to DDR2-800
Optional, additional, low-latency 2x18-bit or 4x9-bit RLDRAM2
for content based processing, meta-data and TCAM connectivity
Packet I/O processing, QoS, TCP Acceleration
Support for IPsec, SSL, SRTP, WLAN and UMTS/LTE
security (includes DES, 3DES, AES-GCM, AES up to 256,
SHA1, SHA-2 up to SHA-512, RSA up to 8192, DH, KASUMI)
Regular Expression, Compression/Decompression
Up to 2 sets of I/Os - each con gurable as 4x
10/100/1000 Ethernet MACs (RGMII) or SPI-4.2
Integrated 64-bit, 133 MHz PCI-X host or slave
Double L1/L2 caches and up to 3x Interconnect
bandwidth along with 1 GHz Core delivers up to 2x
performance over OCTEON CN38XX
Sophisticated hardware based QoS support
Queuing, scheduling
Very low latency for real-time tra c
Integrated coprocessors for application acceleration
Reduced BOM cost with essential interfaces for
standalone Routers/Appliances, Line-card and
Services-card applications
Flexible architecture allows host and coprocessor
Implementations
Industry-standard programming model without any need
for Proprietary Tools or Micro-coding
Fully software compatible with OCTEON CN31XX and
CN30XX to deliver 1- 16 CPU scalability
2x – 3x advantage over alternative system architectures in
performance and power for L4-L7 data and security
services
2x performance/watt over OCTEON CN38XX
Integrated high-performance networking interfaces
Comprehensive development environment with Linux,
VxWorks, OSE and C/C++ support
Optimized power consumption: 15W – 40W
Package: 1521 FCBGA
OCTEON
®
Plus CN58XX
- Block Diagram
Optional 2x18-bit
RLDRAM2
SPI 4.2
or
4x RGMII
Packet
Interface
Secure
Vault
32x RegEx
Engines
Hyper Access Low Latency
Memory Controller
Packet
Packet
Boot/flash
GPIO
2xUART
Scheduler/
Sync. Order
Security
MIPS64 r2
Integer Core
32K Icache
Misc I/O
PCI-X
TCP Unit
I/O Bridge
Compress
/Decomp
64-bit,
133MHz
4 to 16
cnMIPS64
cores
Security
MIPS64 r2
Integer Core
32K Icache
16K Dcache
2K Write Buffer
Packet
Input
16K Dcache
2K Write Buffer
Coherent, Low Latency
Interconnect
2 MB
L2 Cache
2315 N. First Street
San Jose, CA 95131
T
408-943-7100
F
408-577-1992
E
sales@cavium.com
www.cavium.com
SPI 4.2
or
4x RGMII
Packet
Interface
I/O Bus
Packet
Output
Hyper Access
Memory Controller
DDR2 up to
800 MHz
72 or 144-bit wide
ROM、RAM、SRAM、DRAM、RRAM、FRAM、flash、种类如此多,如何去区分
ROM、RAM、SRAM、DRAM、RRAM、FRAM、flash、种类如此多,如何去区分 ...
QWE4562009 测试/测量
TI不错的芯片
OPA2188低输入失调电压:25uV(最大),“零漂”:0.03uV/摄氏度(最大)近似零漂,0.1Hz到10Hz噪声:0.25uV峰峰值,142dB电源抑制比,146dB共模抑制比,开环增益136dB,增益带宽2MHz,静态电流 ......
mahongtu0204 微控制器 MCU
PCB设计工艺大全-----PCB设计工程师必备
PCB 工艺设计规范.pdf PCB 可测性设计.pdf PCB 制造工艺简述.pdf 印制电路板设计原则和抗干扰措施.mht PCB板的EMC问题.pdf PCB板返修时的两个关键工艺.mht PCB板各个层的含义.pdf PCB表 ......
luoxiao1116 PCB设计
方波发生器 FPGA(cyclone4)开发板心得第06贴
话说本来想闹个频率检测,闹不出来..只能从简单的入手了,写了个方波发生器,可用按键调整频率,没有加入PLL,最高频率就是24MHz了,方波基本已变形: 120621 频率降低之后还是可以的: 120622 ......
astwyg FPGA/CPLD
手机导航软件的实用化
本帖最后由 zhang2017yi 于 2017-12-22 07:52 编辑 手机导航软件的实用化,现在手机可以安装GPS导航软件,使手机导航成为可能。但这样有缺陷,需要手机网络(耗流量),而且不安全(可以通过 ......
zhang2017yi 创意市集
VCD光盘格式
哪位老大知道VCD光盘中的INFO.VCD、ENTRIES.VCD、LOT.VCD、PSD.VCD等文件格式的?发我邮箱也可以:zxr415@163.com ,或者如果知道哪里的网站上有讲的话,给个连接也可以,非常感谢...
chenjinmei 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 483  237  973  1666  629  54  12  7  18  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved