电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT3521AC-2C128-7G340.000000

产品描述LVDS Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN
产品类别无源元件    振荡器   
文件大小1MB,共45页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT3521AC-2C128-7G340.000000概述

LVDS Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN

SIT3521AC-2C128-7G340.000000规格参数

参数名称属性值
是否Rohs认证符合
Objectid145145701858
包装说明LCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.8
最长下降时间0.47 ns
频率调整-机械NO
频率稳定性20%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量10
标称工作频率340 MHz
最高工作温度70 °C
最低工作温度-20 °C
振荡器类型LVDS
输出负载100 OHM
封装等效代码LCC10,.12X.2,50/40
物理尺寸5.0mm x 3.2mm x 0.9mm
最长上升时间0.47 ns
最大供电电压3.08 V
最小供电电压2.52 V
标称供电电压2.8 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

文档预览

下载PDF文档
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
有谁用LTC3555?请帮忙看看芯片上的文字。我都割掉使能线了,表现仍与手册相反
的LTC3555的EN1脚表现与手册相反,手册是高电平有效,我的却是低电平有效。 已经把EN1割断了,飞线试了一下,还是一样的。 我的片子上的文字是: 6C 3555 J9729 我现在怀疑是假货, ......
car 嵌入式系统
一周好资源~不客气的领走吧~
编程语言 手机充值项目 Extended Kalman Filter Cubature Kalman Filter Unscented Kalman Fitler 深入浅出MFC_简体中文版_侯捷 android 文字精准扫描识别 OCR 《汇编语言程序设计》教案及 ......
okhxyyo 能源基础设施
地震了患难见真情,我校都捐款了,钱财身外之物。
一直关注各界捐款的情况,像网易,一般会捐,对这种会捐款的公司比较有好感。请问有没有搞嵌入式的公司捐款。最好在北京,天津。明年我一定争取机会到这种公司面试。...
christmaxboy 嵌入式系统
WINCE下自带的数据库,创建数据库函数问题
请问在使用WINCE下自带的数据库编程的时候,在使用CeCreateDatabaseEx函数的时候,这个函数的两个参数是如何定义的? 我是这样写的 CEDBASEINFO ceDbInfo; ceDbInfo.dwFlags=CEDB_VALIDNA ......
max 嵌入式系统
关于HV_SOLAR_DC_AC_v1.1示例程序问题
问题一:;============================= ADCDRV_5ch .macro m,n,p,q,s ;============================= MOVW DP, #_ADCDRV_5ch_RltPtrA ; Load Data Page MOVL XAR0,@_ADCDRV_5ch_RltPtr ......
jinchao 微控制器 MCU
altera的FPGA工作的最高频率
若只考虑FPGA器件性能对工作频率的限制(假设布局布线,走线延迟优化到最有),那么altera的FPGA可工作的最高频率看的是哪个参数,在器件手册上找了很久只发现时钟CLK的最高频率。这个可以作为F ......
全部都是泡馍 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2653  1862  2057  1010  1927  54  38  42  21  39 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved