电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

EQRD12B2L-161.133M

产品描述LVPECL, Quartz Crystal Clock Oscillators XO (SPXO) LVPECL (PECL) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVPECL (PECL) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
产品类别无源元件    振荡器   
文件大小1MB,共12页
制造商ECLIPTEK
官网地址http://www.ecliptek.com
标准  
下载文档 详细参数 全文预览

EQRD12B2L-161.133M概述

LVPECL, Quartz Crystal Clock Oscillators XO (SPXO) LVPECL (PECL) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVPECL (PECL) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

EQRD12B2L-161.133M规格参数

参数名称属性值
Brand NameEcliptek
是否无铅不含铅
是否Rohs认证符合
Objectid7040116183
零件包装代码SMD 5.0mm x 7.0mm
针数6
制造商包装代码SMD 5.0mm x 7.0mm
Reach Compliance Codecompliant
其他特性STANDBY; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; BULK; TAPE
最长下降时间0.5 ns
频率调整-机械NO
频率稳定性50%
JESD-609代码e4
安装特点SURFACE MOUNT
标称工作频率161.133 MHz
最高工作温度70 °C
最低工作温度
振荡器类型LVPECL
输出负载50 OHM
物理尺寸7.0mm x 5.0mm x 1.8mm
最长上升时间0.5 ns
最大供电电压2.625 V
最小供电电压2.375 V
标称供电电压2.5 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Gold (Ni/Au)

文档预览

下载PDF文档
Ecliptek | EQRD12 Series Oscillator
http://www.ecliptek.com/oscillators/EQRD12/
Log On
| 714-433-1200 |
Email Customer Support
Home
Products
Quick Quote
My Parts List
Site Map
Contact Us
EQRD12 Series Oscillator
Quartz Crystal Clock Oscillators XO (SPXO) LVPECL (PECL) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
2011/65 +
2015/863
168 SVHC
Revision C 06/11/2014
Electrical Specifications
Nominal Frequency
10.000MHz to 200.000MHz
Some frequencies within this range may not be available.
Frequency Tolerance/Stability
Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency
Stability over the Operating Temperature Range, Supply Voltage
Change, Output Load Change, First Year Aging at 25°C, Shock, and
Vibration
±100ppm Maximum
±50ppm Maximum
±25ppm Maximum
±20ppm Maximum
0°C to +70°C
-20°C to +70°C
-40°C to +85°C
±3ppm Maximum First Year
2.5V
DC
±5%
50mA Maximum
V
DD
-1.025V
DC
Minimum, 1.55V
DC
Typical, V
DD
-0.88V
DC
Maximum
V
DD
-1.81V
DC
Minimum, 0.80V
DC
Typical, V
DD
-1.62V
DC
Maximum
Measured at 50% of waveform
50 ±10(%)
50 ±5(%)
Measured at 20% to 80% of Waveform
400pSec Maximum
50 Ohms into V
DD
-2.0V
DC
LVPECL
Click to Open Phase Noise Table
Standby (on Pad 1)
Standby (on Pad 2)
70% of V
DD
Minimum or No Connect to Enable Output and
Complementary Output
30% of V
DD
Maximum to Disable Output and Complementary Output
(High Impedance)
10mSec Maximum
200nSec Maximum
Operating Temperature Range
Aging at 25°C
Supply Voltage
Input Current
Output Voltage Logic High (V
OH
)
Output Voltage Logic Low (V
OL
)
Duty Cycle
Rise Time/Fall Time
Load Drive Capability
Output Logic Type
Phase Noise
Output Control Function
Output Control Input Voltage Logic High
(Vih)
Output Control Input Voltage Logic Low
(Vil)
Standby Output Enable Time
Standby Output Disable Time
1 of 12
28-Jan-2016 2:18 PM

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1157  2735  420  264  2258  24  56  9  6  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved