Nichrome Resistor Networks
on Silicon Substrates
SS103VD and SFN06VD series
Voltage divider circuit
Thin film resistor network
RoHS compliant
Not Recommended for New Designs
For alternative see SS1 - http://www.irctt.com/file.aspx?product_id=411&file_type=datasheet,
SFN - no alternative
Features
Precision Nichrome Resistors on Silicon
Industry Standard Packaging
Ratio Tolerances
TCR Tracking Tolerances
Passivation coating provides protection in humid environments
6 pad SON
1
2mm square with 0.65 mm pitch (JEDEC MO-229D)
3 lead SOT23 (JEDEC TO-239)
< ± 0.05%
< ± 5 ppm/°C
Circuit Schematic
Electrical
2
Standard Resistance Range
Resistor Tolerances
Ratio Tolerances
TCR
Operating Temperature Range
Interlead Capacitance
Insulation Resistance
Maximum Operating Voltage
Noise, Maximum (MIL-STD-2002, Method 308)
Maximum Package Power @ 70°C
1K ohm to 100K ohms
± 0.25%
± 0.05%
Reference TCR table
-55°C to +125°C
< 2 pF
≥10,000
Megohms
100 Vdc or v PR
-25 dB
0.2 Watts
Resistance Tolerances
Accuracy Code at 25°C
Absolute Resistance Tolerances (%)
Ratio Tolerances (R1 Ref) (%)
CA
± 0.25
± 0.05
CB
± 0.25
± 0.1
D
± 0.5
± 0.1
FA
± 1.0
± 0.05
F
± 1.0
± 1.0
G
± 2.0
N/A
J
± 5.0
N/A
1 Small outline no lead (SON) package is also referred to as quad flat no lead (QFN) or dual flat no lead (DFN) packages.
2 Specifications subject to change without notice.
General Note
TT electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT electronics’ own data and is considered accurate at time of going to print.
www.bitechnologies.com www.irctt.com www.welwyn-tt.com
© TT electronics plc
10.13
Nichrome Resistor Networks
on Silicon Substrates
SS103VD and SFN06VD series
Temperature Coefficient of Resistance (TCR)
TCR Code (-55°C to 125°C)
Absolute (ppm/°C)
Tracking (R1 Ref) (ppm/°C)
Q
± 25
±5
P
± 50
±5
S
± 100
N/A
L
± 200
N/A
Power Derating Curve
Environmental (Mil-R-83401)
Thermal Shock plus Power Conditioning
Short Time Overload
Moisture Resistance
Mechanical Shock
Vibration
Low Temperature Operation
High Temperature Exposure
Resistance to Solder Heat
Marking Permanency
Storage Temperature Range
ΔR
0.25%
ΔR
0.1%
ΔR
0.2%
ΔR
0.25%
ΔR
0.25%
ΔR
0.1%
ΔR
0.1%
ΔR
0.05%
Per MIL-STD-202, Method 215
-55°C to +125°C
Mechanical
Lead Plating
Lead Material
Lead Configurations (SLP/SS1)
Lead Coplanarity (SS1 only)
Substrate Material
Resistor Material
Body Material
Package Types
100 matte Tin (RoHS)
Copper Alloy
No lead, Gull Wing
0.003” (0.102 mm)
Silicon
Passivated Nichrome
Molded Epoxy
6 pad SON 2mm square, 3 lead SOT23
General Note
TT electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT electronics’ own data and is considered accurate at time of going to print.
www.bitechnologies.com www.irctt.com www.welwyn-tt.com
© TT electronics plc
10.13
Nichrome Resistor Networks
on Silicon Substrates
SS103VD and SFN06VD series
Divider Ratio
Resistance Code
01
02
03
05
06
07
08
09
10
11
12
Ratio (R2/R1)
1.613
10
4
1
9
2
3
2
1
2
2
R1 (ohms)
12.4K
10K
5K
20K
11.3K
10K
3.333K
5K
10K
1K
50K
R2 (ohms)
20K
100K
20K
20K
101.7K
20K
10K
10K
10K
2K
100K
Ordering Information
3
S S1 03 VD 05 F S LF 13
Model Series:
S = Passivated Nichrome
on Silicon
Package Type:
S1 = SOT-23
FN = SON 2mm sq
Pin Count:
Circuit Type:
VD=Voltage Divider
Resistance Code:
Divider ratio table
Packaging Option (Qty/reel)
7=7” Tape & Reel (1000 pcs)
13 = 13” Tape & Reel (3000 pcs)
Lead Finish:
LF=Lead Free (RoHS)
TCR Code:
TCR table
Tolerance Code:
Resistance tolerance table
Typical Marking
3 Contact our customer service for custom designs and features.
General Note
TT electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT electronics’ own data and is considered accurate at time of going to print.
www.bitechnologies.com www.irctt.com www.welwyn-tt.com
© TT electronics plc
10.13
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
