stability means it is the perfect choice for today’s
communications applications that require tight
frequency control.
ORDERING INFORMATION
357
SUPPLY VOLTAGE
L = +3.3 Vdc,
Pin 2 Enable (standard)
S = +5.0 Vdc,
Pin 2 Enable (standard)
V = +3.3 Vdc,
Pin 5 Enable
W = +5.0 Vdc,
Pin 5 Enable
ABSOLUTE PULL RANGE (APR)
B = ± 50 ppm APR (standard)
C = ± 80 ppm APR
D = ± 100 ppm APR
M
FREQUENCY IN MHz
M - indicates MHz and decimal point.
Frequency is recorded with minimum 4
significant digits to the right of the "M".
OPERATING TEMPERATURE RANGE
C = -20°C to +70°C (standard)
I = -40°C to +85°C
FREQUENCY STABILITY
3 = ± 50 ppm (standard)
5 = ± 25 ppm
6 = ± 20 ppm
Example Part Number: 357LB3C019M4400
Document No. 008-0244-0
Page 1 - 4
Rev. G
٠ ٠ ٠
CTS Communications Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠ ٠ ٠
٠ ٠ ٠
Phone 630-924-3500
٠
www.ctscorp.com
٠
Toll Free 800-757-6686
٠ ٠ ٠
7x5mm Low Cost
CMOS/TTL Compatible VCXO
Model 357
ELECTRICAL CHARACTERISTICS
PARAMETER
Maximum Supply Voltage
Maximum Control Voltage
Storage Temperature
Frequency Range
Frequency Stability
(See Note 1 and Ordering Information)
Absolute Maximums
SYMBOL
V
CC
V
C
T
STG
f
O
∆f/f
O
APR
T
A
± 10 %
V
CC
CONDITIONS
-
-
-
-
-
-
-
MIN
-0.5
-0.5
-55
1.5
-
50, 80 or
100
-20
-40
4.5
2.97
TYP
-
-
-
-
-
-
MAX
7.0
V
CC
125
80
20, 25 or
50
-
70
85
5.5
3.63
20
30
40
45
30
4.5
3.0
-
10
15
55
-
10%V
CC
-14
14
5.0
-
-
10
-
1
-
0.5
100
UNIT
V
V
°C
MHz
± ppm
± ppm
°C
Absolute Pull Range
(See Note 2 and Ordering Information)
Operating Temperature
Commercial
Industrial
Supply Voltage
Model 357S, 357W
Model 357L, 357V
Supply Current
25
5.0
3.3
5
8
10
12
-
2.5
3.3
135
5
8
-
-
-
-
-
3.5
-
Positive
-
-
-
-
-
-
V
I
CC
C
L
= 15 pF
1.5 MHz to 20 MHz
20.1 MHz to 40 MHz
40.1 MHz to 60 MHz
60.1 MHz to 80 MHz
Output Load
Control Voltage
Model 357S, 357W
Model 357L, 357V
Frequency Deviation
Linearity
Best Straight Line Fit
Output Duty Cycle
Output Voltage Levels
Logic '1' Level
Logic '0' Level
Output Current Levels
Logic '1' Level
Logic '0' Level
Rise and Fall Time
Input Impedance
Transfer Function
Start Up Time
Modulation Roll-off
Phase Jitter
Enable Function
Enable Input Voltage
Disable Input Voltage
Enable Time
C
L
V
C
∆f
L
SYM
V
OH
V
OL
I
OH
I
OL
T
R
, T
F
Z
C
-
T
S
-
tjms
V
IH
V
IL
T
PLZ
V
CC
= 5.0V
V
CC
= 3.3V
25°C at Time of Shipment, over V
C
range
< 52 MHz
> 52 MHz
@ 50% Level
CMOS Load
CMOS Load
CMOS Load
CMOS Load
@ 10% - 90% Levels
-
-
Application of V
CC
@ -3dB
Bandwidth 12 kHz - 20 MHz
Pin 2 or Pin 5 Logic '1', Output Enabled
Pin 2 or Pin 5 Logic '0', Output Disabled
Pin 2 or Pin 5 Logic '1'
-
-
-
-
-
0.5
0.3
-
-
45
90%V
CC
-
-
-
-
50
-
-
10
-
2.5
-
-
mA
pF
V
± ppm
%
%
V
mA
Electrical and Waveform Parameters
ns
kOhms
-
ms
kHz
ps RMS
V
ns
Notes:
1. Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 20 year aging at an average operating temperature
of +40 °C.
2. Minimum guaranteed frequency shift from f
O
over variations in temperature, aging, power supply and load at an average operating temperature
of +40°C for 10 years.
SINGLE SIDE BAND PHASE NOISE
(typical maximum)
Frequency
Phase Noise
Frequency
Offset
(dBc/Hz) *
Offset
10 Hz
-60
100 Hz
-90
1k Hz
-112
* Results may vary depending on
10k Hz
100k Hz
≥
100k Hz
frequency.
Phase Noise
(dBc/Hz) *
-130
-150
-150
Document No. 008-0244-0
Page 2 - 4
Rev. G
٠ ٠ ٠
CTS Communications Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠
630-924-3500
٠٠٠
7x5mm Low Cost
CMOS/TTL Compatible VCXO
CMOS/TTL OUTPUT WAVEFORM
Tr
Tf
Model 357
TEST CIRCUIT, CMOS LOAD
V
OH
90%, 80%, 2.4V
+
mA
-
4
3
D.U.T.
C
L
2
Including probe
capacitance.
50%, 1.5V
+
POWER
SUPPLY
+
VM
-
.01uF
-
10%, 20%, 0.5V
UPTIME (t)
PERIOD (T)
1
V
OL
Enable Input
DUTY CYCLE = t/T x 100 (%)
D.U.T. PIN ASSIGNMENTS
ENABLE TRUTH TABLE
PIN 2 or Pin 5
Logic ‘1’
Open
Logic ‘0’
PIN 4
Output
Output
High Imp.
PIN
1
2
3
4
5
6
SYMBOL
V
C
EOH or N.C.
GND
Output
N.C. or EOH
V
CC
DESCRIPTION
Control Voltage
Enable or No Connect
Circuit & Package Ground
RF Output
No Connect or Enable
Supply Voltage
MECHANICAL SPECIFICATIONS
PACKAGE DRAWING
(7.0 ±0.2)
0.276 ±0.008
PIN 1 IDENTIFIER
(1.4)
0.055
(1.27)
0.050
(5.0 ±0.2)
0.197 ±0.008
(3.73)
0.147
4
5
6
MARKING INFORMATION
1.
2.
3.
4.
** - Manufacturing Site Code.
YYWW – Date code, YY – year, WW – week.
Truncated CTS part number.
XXXMXXXX - Frequency marked with 4
significant digits after the ‘M’.
CTS ** YYWW
357LB3C
●
XXXMXXXX
3
2
1
(2.54)
0.100
(2.0)
MAX
0.079
(5.08)
0.200
Key:
(mm)
Inch
Termination pads plated with gold (Au).
SUGGESTED SOLDER PAD GEOMETRY
.071 [1.80]
300
SUGGESTED REFLOW PROFILE
Maximum 260°C, 10 seconds
C
BYPASS
6
5
4
200
Typical 245°C
.165 [4.20]
Temp.
(°C)
100
130°C
.079 [2.00]
1
2
.100 [2.54]
.200 [5.08]
Key:
[mm]
Inch
3
0
0
30
60
90
120
150
180
210
240
270
300
Time (Seconds)
C
BYPASS
should be
≥
0.01 uF.
Document No. 008-0244-0
Page 3 - 4
Rev. G
٠ ٠ ٠
CTS Communications Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠
630-924-3500
٠٠٠
7x5mm Low Cost
CMOS/TTL Compatible VCXO
Model 357
TAPE AND REEL INFORMATION
DIMENSIONS IN MILLIMETERS
17.5
Ø13
4.0
8.0
Ø1.50
1.75
2.40
2.10
2.0
120°
8.40
7.90
16.0
Ø60
Ø180
5.70
5.40
DIRECTION OF FEED
Ø23
Device quantity is 1,000 pieces per 180mm reel.
ENVIRONMENTAL SPECIFICATIONS
Temperature Cycle:
Mechanical Shock:
Sinusoidal Vibration:
Gross Leak:
Fine Leak:
Resistance to Solder Heat:
High Temperature Operating Bias:
Frequency Aging:
400 cycles from –55°C to +125°C, 10 minute dwell at each temperature, 1
minute transfer time between temperatures.
1,500g’s, 0.5mS duration, ½ sinewave, 3 shocks each direction along 3
mutually perpendicular planes (18 total shocks).
0.06 inches double amplitude, 10 to 55 Hz and 20g’s, 55 to 2,000 Hz, 3 cycles
each in 3 mutually perpendicular planes (9 times total).
No leak shall appear while immersed in an FC40 or equivalent liquid at
+125°C for 20 seconds.
Mass spectrometer leak rates less than 2x10
-8
ATM cc/sec air equivalent.
Product must survive 3 reflows of +260°C peak, 10 seconds maximum.
2,000 hours at +125°C, maximum bias, disregarding frequency shift.
1,000 hours at +85°C, full bias, less than ±5 ppm shift.
QUALITY AND RELIABILITY
Quality systems meet or exceed the requirements of ISO 9000:2000 standards. Reliability audits are performed on
this or similar products with results available upon request.
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[详细]
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
