IDT54/74FCT377T/AT/CT/DT
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS OCTAL
D FLIP-FLOP WITH
CLOCK ENABLE
FEATURES:
−
−
−
−
−
−
−
−
−
Std., A, C and D speed grades
Low input and output leakage
≤1µ
A (max.)
CMOS power levels
True TTL input and output compatibility
•
V
OH
= 3.3V (typ.)
•
V
OL
= 0.3V (typ.)
High drive outputs (-15mA I
OH
, 48mA I
OL
)
Power off disable outputs permit “live insertion”
Meets or exceeds JEDEC standard 18 specifications
Military product compliant to MIL-STD-883, Class B and DESC
listed (dual marked)
Available in the following packages:
•
Industrial: SOIC, SSOP, QSOP
•
Military: CERDIP, LCC, CERPACK
IDT54/74FCT377T/AT/CT/DT
DESCRIPTION:
The IDT54/74FCT377T is an octal D flip-flop built using an advanced
dual metal CMOS technology. The IDT54/74FCT377T has eight edge-
triggered, D-type flip-flops with individual D inputs and O outputs. The
common buffered Clock (CP) input loads all flip-flops simultaneously when
the Clock Enable (CE) is low. The register is fully edge-triggered. The state
of each D input, one set-up time before the low-to-high clock transition, is
transferred to the corresponding flip-flop’s O output. The
CE
input must be
stable only one set-up time prior to the low-to-high transition for predictable
operation.
FUNCTIONAL BLOCK DIAGRAM
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
CE
D
CP
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
c
1999 Integrated Device Technology, Inc.
AUGUST 2000
DSC-2630/5
IDT54/74FCT377T/AT/CT/DT
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
CE
O
0
INDEX
O
0
D
0
D
1
O
1
O
2
D
2
D
3
O
3
GND
2
3
4
5
6
7
8
9
10
D20-1
SO20-2
SO20-7
SO20-8
E20-1
19
18
17
16
15
14
13
12
11
O
7
D
7
D
6
O
6
O
5
D
5
D
4
O
4
D
1
O
1
O
2
D
2
D
3
4
5
6
7
8
9
10
11
12
13
L20-2
3
2
1
20
19
18
17
16
15
14
O
7
D
0
CE
1
20
V
CC
V
CC
D
7
D
6
O
6
O
5
D
5
O
3
O
4
CP
CERDIP/ SOIC/ SSOP/ QSOP/ CERPACK
TOP VIEW
LCC
TOP VIEW
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
TERM(2)
V
TERM(3)
T
STG
I
OUT
Rating
Terminal Voltage with Respect to GND
Terminal Voltage with Respect to GND
Storage Temperature
DC Output Current
Max.
–0.5 to +7
–0.5 to V
CC
+0.5
–65 to +150
–60 to +120
Unit
V
V
°C
mA
8T-link
PIN DESCRIPTION
Pin Names
D
0
– D
7
CE
O
0
– O
7
CP
Data Inputs
Clock Enable (Active LOW)
Data Outputs
Clock Pulse Input
Description
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
No
terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.
FUNCTION TABLE
(1)
Inputs
Operating Mode
Load “1”
Load “0”
Hold
CP
↑
↑
↑
H
CE
l
l
h
H
D
h
l
X
X
Outputs
O
H
L
No Change
No Change
CAPACITANCE
(T
A
= +25
O
C, f = 1.0MHz)
Symbol
C
IN
C
OUT
Parameter
(1)
Input Capacitance
Output Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Typ.
6
8
Max.
10
12
Unit
pF
pF
8T-link
NOTE:
1. This parameter is measured at characterization but not tested.
NOTE:
1. H = HIGH Voltage Level
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock
Transition
L = LOW Voltage Level
l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock
Transition
X = Don't Care
↑
= LOW-to-HIGH Clock Transition
2
GND
CP
D
4
IDT54/74FCT377T/AT/CT/DT
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial : T
A
= –40°C to +85°C, V
CC
= 5.0V ± 5%; Military: T
A
= –55°C to +125°C, V
CC
= 5.0V ± 10%
Symbol
V
IH
V
IL
I
IH
I
IL
I
I
V
IK
I
OS
V
OH
Parameter
Input HIGH Level
Input LOW Level
Input HIGH Current
(4)
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= Max.
V
CC
= Max.
V
CC
= Max., V
I
= V
CC
(Max.)
V
CC
= Min., I
N
= –18mA
V
CC
= Max.
(3)
, V
O
= GND
V
CC
= Min.
V
IN
= V
IH
or V
IL
I
OH
= –6mA MIL.
I
OH
= –8mA COM’L.
I
OH
= –12mA MIL.
I
OH
= –15mA COM’L.
V
I
= 2.7V
V
I
= 0.5V
Min.
2
—
—
—
—
—
–60
2.4
2
—
—
Typ.
(2)
—
—
—
—
—
–0.7
–120
3.3
3
0.3
—
200
0.01
Max.
—
0.8
±1
±1
±1
–1.2
–225
—
—
0.5
±1
—
1
Unit
V
V
µA
µA
µA
V
mA
V
V
V
µA
mV
mA
Input LOW Current
(4)
Input HIGH Current
(4)
Clamp Diode Voltage
Short Circuit Current
Output HIGH Voltage
V
OL
I
OFF
V
H
I
CC
Output LOW Voltage
Input/Output Power Off
Leakage
(5)
Input Hysteresis
Quiescent Power
Supply Current
V
CC
= Min.
V
IN
= V
IH
or V
IL
V
CC
= 0V, V
IN
or V
O
- 4.5V
—
V
CC
= Max.
V
IN
= GND or V
CC
I
OL
= 32mA MIL.
I
OL
= 48mA COM’L.
—
—
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. The test limit for this parameter is ±5µ A at T
A
= -55°C.
5. This parameter is guaranted but not tested.
3
IDT54/74FCT377T/AT/CT/DT
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol
∆I
CC
I
CCD
Parameter
Quiescent Power Supply
Current TTL Inputs HIGH
Dynamic Power Supply
Current
(4)
V
CC
= Max.
V
IN
= 3.4V
(3)
V
CC
= Max., Outputs Open
CE
= GND
One Input Toggling
50% Duty Cycle
V
CC
= Max., Outputs Open
f
CP
= 10MHz
CE
= GND
One Bit Toggling
f
i
= 5MHz
50% Duty Cycle
V
CC
= Max., Outputs Open
f
CP
= 10MHz, 50% Duty Cycle
CE
= GND
Eight Bits Toggling
f
i
= 2.5MHz
50% Duty Cycle
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Per TTL driven input (V
IN
= 3.4V). All other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
CP/
2 + f
i
N
i
)
I
CC
= Quiescent Current
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
f
i
= Input Frequency
N
i
= Number of Inputs at f
i
All currents are in milliamps and all frequencies are in megahertz.
Test Conditions
(1)
Min.
—
V
IN
= V
CC
V
IN
= GND
—
Typ.
(2)
0.5
0.15
Max.
2
0.25
Unit
mA
mA/
MHz
I
C
Total Power Supply
Current
(6)
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
—
—
1.5
2
3.5
5.5
mA
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4V
V
IN
= GND
—
—
3.8
6
7.3
(5)
16.3
(5)
4
IDT54/74FCT377T/AT/CT/DT
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
IDT54/74FCT377T
Ind.
Symbol
Parameter
t
PLH
Propagation Delay
CP to On
t
PHL
t
SU
Set-Up Time HIGH or LOW
Dn to CP
t
H
Hold Time HIGH or LOW
Dn to CP
t
SU
Set-Up Time HIGH or LOW
CE
to CP
t
H
Hold Time HIGH or LOW
CE
to CP
t
W
Clock Pulse Width,
HIGH or LOW
Condition
(1)
C
L
= 50pF
R
L
= 500Ω
Min
.
(2)
2
2.5
2
4
1.5
7
Max
.
13
—
—
—
—
—
Min
.
(2)
2
3
2.5
4
1.5
7
Mil.
Max
.
15
—
—
—
—
—
Min
.
(2)
2
2
1.5
3.5
1.5
6
FCT54/74FCT377AT
Ind.
Max
.
7.2
—
—
—
—
—
Min
.
(2)
2
2
1.5
3.5
1.5
7
Mil.
Max
.
8.3
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
IDT54/74FCT377CT
Ind.
Symbol
Parameter
t
PLH
Propagation Delay
CP to On
t
PHL
t
SU
Set-Up Time HIGH or LOW
Dn to CP
t
H
Hold Time HIGH or LOW
Dn to CP
t
SU
Set-Up Time HIGH or LOW
CE
to CP
t
H
Hold Time HIGH or LOW
CE
to CP
t
W
Clock Pulse Width,
HIGH or LOW
Condition
(1)
C
L
= 50pF
R
L
= 500Ω
Min
.
(2)
2
2
1.5
3.5
1.5
6
Max
.
5.2
—
—
—
—
—
Min
.
(2)
2
2
1.5
3.5
1.5
7
Mil.
Max
.
5.5
—
—
—
—
—
Min
.
(2)
2
2
1
3
0
3
FCT54/74FCT377DT
Ind.
Max
.
4.4
—
—
—
—
—
Min
.
(2)
—
—
—
—
—
—
Mil.
Max
.
—
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
