NJW1150
6-CHANNEL ELECTRONIC VOLUME
I
GENERAL DESCRIPTION
The
NJW1150
is a 6-CHANNEL ELECTRONIC VOLUME,
which also includes tone control, balance and trim level
control. The
NJW1150
is suitable for multi-channel audio
system, such as AV amplifier, mini stereo component,
speaker system, and others.
2
All of internal status and variables are controlled by I C
BUS interface.
I
FEATURES
G
Operating Voltage
Analog Supply
Digital Supply
2
G
I C BUS Interface
G
6-Chnnel Master Volume
G
Balance control for L, R-ch
G
Trim Level Control for C, SL, SR, SW-ch
G
Independent Tone Control (Bass, Treble)
G
Bi-CMOS Technology
G
Package Outline
I
BLOCK DIAGRAM
I
PACKAGE OUTLINE
NJW1150M
±4.5
to
±7.5V
+4.5 to +5.5V
0 to –79dB, MUTE
0 to –30dB, MUTE
0 to –20dB
for L, R-ch
SDMP30
Lch TONE in
Rch TONE in
Tone Control
Bass/Treble
Lch TONE out
Rch TONE out
Lch in
Rch in
Balance
Control
Master
Volume
Lch out
Rch out
C-ch in
SL-ch in
SR-ch in
SW-ch in
C-ch out
Level Trim
SL-ch out
SR-ch out
SW-ch out
Power
Supply
±
7.0V, +5V
I C BUS
Interface
2
-1-
NJW1150
I
PIN FUNCTION
30
16
1
15
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
SYMBOL
GND
V+
VDD
RTIN
RTOUT
RTC
RBC1
RBC2
RBC3
LIN
RIN
CIN
SLIN
SRIN
SWIN
FUNCTION
Ground
Positive power supply voltage
Power supply voltage (Digital)
Tone control Right channel input
Tone control Right channel output
Tone control Right channel
Treble filter capacitor
Tone control Right channel
Bass filter capacitor
Tone control Right channel
Bass filter capacitor
Tone control Right channel
Bass DC cut capacitor
Volume Left channel input
Volume Right channel input
Volume Center channel input
Volume Surround Left channel input
Volume Surround Right channel input
Volume Sub Woofer channel input
No.
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
SYMBOL
SCL
SDA
SWOUT
SROUT
SLOUT
COUT
ROUT
LOUT
LBC3
LBC2
LBC1
LTC
LTOUT
LTIN
V-
FUNCTION
I C bus clock input
2
2
I C bus data input
Volume Sub Woofer channel output
Volume Surround Right channel output
Volume Surround Left channel volume
output
Volume Center channel output
Volume Right channel output
Volume Left channel output
Tone control Left channel
Bass DC cut capacitor
Tone control Left channel
Bass filter capacitor
Tone control Left channel
Bass filter capacitor
Tone control Left channel
Treble filter capacitor
Tone control Left channel output
Tone control Left channel input
Negative power supply voltage
(IC substrate)
-2-
NJW1150
I
ABSOLUTE MAXIMUM RATING (Ta=25°C)
°
PARAMETER
SYMBOL
Supply Voltage 1
Supply Voltage 2
Maximum Input Voltage
Power Dissipation
Operating Temperature Range
Storage Temperature Range
V /V
V
DD
V
IM
P
D
Topr
Tstg
+
-
+
-
RATING
+7.5/-7.5
7.0
V /V
+
-
(
✴
)
UNIT
V
V
V
mW
°C
°C
700
-20 to +85
-40 to +125
(✴) For the maximum input voltage less than V
+
/V
-
I
ELECTRICAL CHARACTERISTICS ( Ta=25°C,V /V =±7V, V
DD
=5V)
°
±
PARAMETER
SYMBOL
TEST CONDITION
Power Supply
Operating Voltage 1
Operating Voltage 2
Supply Current 1
Supply Current 2
Supply Current 3
Input/Output Characteristics
Voltage Gain
Voltage Gain Error
Maximum Attenuation 1
Maximum Attenuation 2
Attenuation Error
Maximum Output Voltage
Output Noise
Total Harmonic Distortion
Channel Separation
Tone Control Characteristics
Treble Boost Gain1
Treble Boost Gain2
Bass Boost Gain1
Bass Boost Gain2
HF
BST
HF
CUT
LF
BST
LF
CUT
Vo=1Vrms f=10KHz
Treble=10dB
Vo=1Vrms f=10KHz
Treble=-10dB
Vo=1Vrms f=50Hz
Bass=10dB
Vo=1Vrms f=50Hz
Bass=-10dB
G
V
∆G
V
A
TT1
A
TT2
∆A
TT
V
OM
V
NO
T.H.D
CS
V
IN
=1Vrms, f=1kHz
Master=0dB, Balance=0dB
Trimmer=0dB
V
IN
=1Vrms, f=1kHz
Master=0dB
f=1KHz, V
IN
=1Vrms
Master=-79dB
f=1KHz, V
IN
=1Vrms
Mute
f=1KHz, V
IN
=1Vrms
Master=-50dB
Trimmer=-10dB
f=1KHz,THD=1%
Master=0dB
Master=0dB,
Rg=0,A-weight
f=1KHz,Vo=1Vrms,
Master=0dB,Trimmer=0dB
f=1KHz,Vo=1Vrms
Master=0dB,A-weight
V /V
V
DD
I
CC
I
EE
I
DD
No Signal
No Signal
No Signal
+
-
MIN.
4.5
4.5
-
-
-
TYP.
7.0
5.0
8
8
10
MAX.
7.5
5.5
14
14
100
UNIT
V
V
mA
mA
µA
-0.5
-0.5
-
-
-1
3.0
-
-
-
0
0
-79
-90
0
4.0
-110
(3.2µ)
0.005
-90
0.5
0.5
-
-
1
-
-100
(10µ)
0.05
-80
dB
dB
dB
dB
dB
Vrms
dBV
(Vrms)
%
dB
8
-12
8
-12
10
-10
10
-10
12
-8
12
-8
dB
dB
dB
dB
- 3 -
NJW1150
I
I C BUS BLOCK CHARACTERISTICS (SDA, SCL)
PARAMETER
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Low Level Output Voltage (3mA at SDA pin)
Maximum Output Current
Maximum Clock Frequency
Data Change Minimum Waiting Time
Data Transfer Start Minimum Waiting Time
Low Level Clock Pulse Width
High Level Clock Pulse Width
Minimum Start Preparation Waiting Time
Minimum Data Hold Time
Minimum Data Preparation Time
Rise Time
Fall Time
Minimum Stop Preparation Waiting Time
2
2
SYMBOL
V
IH
V
IL
I
IH
I
IL
V
OL
I
OL
f
SCL
t
BUF
t
HD:STA
t
LOW
T
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R
t
F
t
SU:STO
MIN.
3.0
0
-
-
0
-3.0
0
4.7
4.0
4.7
4.0
4.7
5.0
250
-
-
4.7
TYP.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
MAX.
5.0
1.5
10
10
0.4
-
100
-
-
-
-
-
-
-
1.0
300
-
UNIT
V
V
µA
µA
V
mA
kHz
µs
µs
µs
µs
µs
µs
ns
µs
ns
µs
I C BUS Load Condition: Pull up resistance 4kΩ (Connected to +5V)
Load capacitance 200pF (Connected to GND)
SDA
t
BU
t
R
t
F
t
HD:ST
SCL
t
HD:ST
P
S
t
LOW
t
HD:DA
t
HIGH
t
SU:DA
Sr
t
SU:ST
t
SU:ST
P
-4-
NJW1150
I
TERMINAL DESCRIPTION
PIN NO.
SYMBOL
FUNCTION
EQUIVALENT CIRCUIT
TERMINAL
VOLTAGE
V+
1
GND
Ground
V- (SUB)
0
2
3
V+
VDD
Positive power supply voltage
Power supply voltag
e (Digital)
V- (SUB)
V
VDD
+
V+
4
29
RTIN
LTIN
Tone control
Right channel input
Left channel input
0
300
50K
V- (SUB)
GND
30
5
28
RTOUT
LTOUT
Tone control
Right channel output
Left channel output
V- (SUB)
10K
0
- 5 -
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
