Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> L-FW32206T100

文档预览

L-FW32206T100: 产品描述Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小911KB，共86页; 制造商Broadcom(博通)

下载文档详细参数选型对比全文预览文档解析

L-FW32206T100概述

Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100

L-FW32206T100规格参数

参数名称	属性值
厂商名称	Broadcom(博通)
包装说明	LFQFP, QFP100,.63SQ,20
Reach Compliance Code	compliant
地址总线宽度	32
边界扫描	NO
总线兼容性	PCI
最大时钟频率	24.5785 MHz
最大数据传输速率	50 MBps
外部数据总线宽度	32
JESD-30 代码	S-PQFP-G100
JESD-609代码	e3
长度	14 mm
低功率模式	YES
串行 I/O 数	2
端子数量	100
最高工作温度	70 °C
最低工作温度
封装主体材料	PLASTIC/EPOXY
封装代码	LFQFP
封装等效代码	QFP100,.63SQ,20
封装形状	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	260
电源	3.3 V
认证状态	Not Qualified
座面最大高度	1.6 mm
最大供电电压	3.6 V
最小供电电压	3 V
标称供电电压	3.3 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	MATTE TIN
端子形式	GULL WING
端子节距	0.5 mm
端子位置	QUAD
处于峰值回流温度下的最长时间	40
宽度	14 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches	1

文档解析

1394a-2000 OHCI（Open Host Controller Interface）链路和物理层核心功能在FW322 06 T100 1394a PCI PHY/Link Open Host Controller中是这样工作的：

OHCI核心功能：
- 遵循1394 OHCI 1.1规范，同时兼容OHCI 1.0。
- 支持Microsoft Windows认证程序的系统和设备要求，并已列入Windows硬件兼容性列表（HCL）。
- 与Microsoft Windows和MacOS操作系统兼容。
- 包含4 Kbyte的等时传输FIFO和2 Kbyte的异步传输FIFO，以及相应的接收FIFO。
- 具有专用的异步和等时描述符基础的DMA引擎。
- 提供8个等时传输上下文和8个等时接收上下文。
- 支持预读取等时传输数据。
- 支持发布写事务。
- 支持并行处理传入的物理读和写请求。
- 支持通过中断通知失败的寄存器访问。
1394a-2000 PHY核心功能：
- 符合IEEE 1394a-2000标准，支持高性能串行总线。
- 提供两个完全符合标准的电缆端口，每个端口支持400 Mbits/s、200 Mbits/s和100 Mbits/s的流量。
- 支持扩展的BIAS_HANDSHAKE时间，以提高与摄像机等设备的互操作性。
- 在未供电且连接到总线时，不会驱动连接端口上的TPBIAS，即使在该端口上接收到传入的偏置电压。
- 不需要外部滤波电容器进行PLL调节。
- 支持内部PHY核心链接接口的链接。
- 25 MHz晶体振荡器和内部PLL提供50 MHz的内部链接层控制器时钟，以及100 Mbits/s、200 Mbits/s和400 Mbits/s的传输/接收数据。
- 支持系统电源管理的节点电源类别信息信号。
- 支持确认加速仲裁和通过式串联。
- 支持仲裁短总线重置以提高总线利用率。
- 完全支持挂起/恢复。
- 支持连接去抖动。
- 支持多速率数据包串联。
- 支持PHY ping和远程PHY访问数据包。
- 当CPS引脚电压低于7.5 V时报告电缆电源故障中断。
链接功能：
- 作为周期主控器和等时资源管理器，支持1394a-2000加速特性。
PCI功能：
- 符合PCI 2.2修订版，以33 MHz/32位操作。
- 支持PCI数据传输的可编程突发大小阈值。
- 支持PCI总线电源管理接口规范1.1版。

这些功能的结合使得FW322 06 T100成为一个高性能、成本效益高的解决方案，用于连接和服务多个符合IEEE 1394（包括1394-1995和1394a-2000）的外围设备。

文档预览

下载PDF文档

全文
预览

Data Sheet, Rev. 2

October 2006

™

FW322 06 T100

1394a PCI PHY/Link Open Host Controller

Features

1394a-2000 OHCI link and PHY core function in a sin-

gle device:

— 100-pin TQFP package (also available in a lead-free

package; see ordering information on page 85)

— Single-chip link and PHY enable smaller, simpler,

more efficient motherboard and add-in card designs

— Enables lower system costs

— Leverages proven 1394a-2000 PHY core design

— Demonstrated compatibility with current

Microsoft

Windows

drivers and common applications

— Demonstrated interoperability with existing, as well

as older, 1394 consumer electronics and peripherals

products

— Feature-rich implementation for high performance in

common applications

— Supports low-power system designs (CMOS imple-

mentation, power management features)

OHCI:

— Complies with the

1394 OHCI 1.1 Specification

— OHCI 1.0 backwards compatible—configurable via

EEPROM to operate in either OHCI 1.0 or OHCI 1.1

mode

— Complies with

Microsoft Windows

logo program

system and device requirements

— Listed on

Windows

hardware compatibility list

http://www.microsoft.com/hcl/results.asp

— Compatible with

Microsoft Windows

and

MacOS

operating systems

— 4 Kbyte isochronous transmit FIFO

— 2 Kbyte asynchronous transmit FIFO

— 4 Kbyte isochronous receive FIFO

— 2 Kbyte asynchronous receive FIFO

— Dedicated asynchronous and isochronous

descriptor-based DMA engines

— Eight isochronous transmit contexts

— Eight isochronous receive contexts

— Prefetches isochronous transmit data

— Supports posted write transactions

— Supports parallel processing of incoming physical

read and write requests

— Supports notification (via interrupt) of a failed

— Information normally in the EEPROM can be pro-

grammed into the system BIOS.

1394a-2000 PHY core:

— Compliant with

IEEE

1394a-2000,

Standard for a

High Performance Serial Bus

(Supplement)

— Provides two fully compliant cable ports, each

supporting 400 Mbits/s, 200 Mbits/s, and

100 Mbits/s traffic

— Supports extended BIAS_HANDSHAKE time for

enhanced interoperability with camcorders

— While unpowered and connected to the bus, will not

drive TPBIAS on a connected port even if receiving

incoming bias voltage on that port

— Does not require external filter capacitor for PLL

— Supports link-on as a part of the internal

PHY core-link interface

— 25 MHz crystal oscillator and internal PLL provide a

50 MHz

internal

link-layer controller clock as well

transmit/receive data at 100 Mbits/s, 200 Mbits/s,

and 400 Mbits/s.

— Interoperable across 1394 cable with 1394 physical

layers (PHY core) using 5 V supplies

— Provides node power-class information signaling for

system power management

— Supports ack-accelerated arbitration and fly-by

concatenation

— Supports arbitrated short bus reset to improve

utilization of the bus

— Fully supports suspend/resume

— Supports connection debounce

— Supports multispeed packet concatenation

— Supports PHY pinging and remote PHY access

packets

— Reports cable power fail interrupt when voltage at

CPS pin falls below 7.5 V

Link:

— Cycle master and isochronous resource manager

capable

— Supports 1394a-2000 acceleration features

PCI:

— Revision 2.2 compliant

— 33 MHz/32-bit operation

— Programmable burst size thresholds for PCI data

transfer

— Supports optimized memory read line, memory read

multiple, and memory write invalidate burst

commands

— Supports

PCI Bus Power Management Interface

Specification

v.1.1.

Note:

This device does not support D3cold wakeup,

CLKRUN protocol,

Mini PCI

applications, and

CardBus applications. Use the FW322 06 120-

pin TQFP device if one or more of these

features are needed.

FW322 06 T100

1394a PCI PHY/Link Open Host Controller

Data Sheet, Rev. 2

October 2006

Table of Contents

Contents

Page

Features .................................................................................................................................................................. 1

Other Features ................................................................................................................................................... 6

FW322 Functional Overview ................................................................................................................................... 6

FW322 Functional Description ................................................................................................................................ 7

PCI Core ............................................................................................................................................................ 7

OHCI Data Transfer ........................................................................................................................................... 8

OHCI Isochronous Data Transfer ...................................................................................................................... 8

Isochronous Register Access ............................................................................................................................ 9

OHCI Asynchronous Data Transfer ................................................................................................................... 9

Asynchronous Register Access ......................................................................................................................... 9

Link Core.......................................................................................................................................................... 11

PHY Core ......................................................................................................................................................... 13

Pin Information ...................................................................................................................................................... 15

Internal Registers .................................................................................................................................................. 21

PCI Configuration Registers ............................................................................................................................ 21

Vendor ID Register .......................................................................................................................................... 22

Device ID Register ........................................................................................................................................... 22

PCI Command Register ................................................................................................................................... 23

PCI Status Register ......................................................................................................................................... 24

Class Code and Revision ID Registers ............................................................................................................ 25

Latency Timer and Cache Line Size Register.................................................................................................. 25

Header Type and BIST Register ...................................................................................................................... 26

OHCI Base Address Register .......................................................................................................................... 26

PCI Subsystem Identification Register............................................................................................................. 27

PCI Power Management Capabilities Pointer Register.................................................................................... 27

Interrupt Line and Pin Register ........................................................................................................................ 28

MIN_GNT and MAX_LAT Register .................................................................................................................. 28

PCI OHCI Control Register .............................................................................................................................. 29

Capability ID and Next Item Pointer Register .................................................................................................. 29

Power Management Capabilities Register ....................................................................................................... 30

Power Management Control and Status Register............................................................................................ 31

Power Management CSR PCI-to-PCI Bridge Support Extensions .................................................................. 32

Power Management Data ................................................................................................................................ 32

OHCI Registers ................................................................................................................................................ 33

OHCI Version Register .................................................................................................................................... 36

GUID ROM Register ........................................................................................................................................ 37

Asynchronous Transmit Retries Register......................................................................................................... 37

CSR Data Register .......................................................................................................................................... 38

CSR Compare Register ................................................................................................................................... 38

CSR Control Register ...................................................................................................................................... 38

Configuration ROM Header Register ............................................................................................................... 39

Bus Identification Register ............................................................................................................................... 40

Bus Options Register ....................................................................................................................................... 40

GUID High Register ......................................................................................................................................... 41

GUID Low Register .......................................................................................................................................... 41

Configuration ROM Mapping Register ............................................................................................................. 42

Posted Write Address Low Register ................................................................................................................ 43

Posted Write Address High Register ............................................................................................................... 43

Vendor ID Register .......................................................................................................................................... 43

Host Controller Control Register ...................................................................................................................... 44

SelfID Buffer Pointer Register .......................................................................................................................... 46

Agere Systems Inc.

Data Sheet, Rev. 2

October 2006

FW322 06 T100

1394a PCI PHY/Link Open Host Controller

Table of Contents

Contents

Page

SelfID Count Register ...................................................................................................................................... 46

Isochronous Receive Multiple Channel Mask High (IRMultiChanMaskHi) Register ........................................ 47

Isochronous Receive Multiple Channel Mask Low (IRMultiChanMaskLo) Register ........................................ 47

Interrupt Event (IntEvent) Register................................................................................................................... 48

Interrupt Mask (IntMask) Register.................................................................................................................... 50

Isochronous Transmit Interrupt Event (isoXmitIntMask) Register.................................................................... 52

Isochronous Transmit Interrupt Mask (isoXmitIntMask) Register .................................................................... 53

Isochronous Receive Interrupt Event (isoRecvIntEvent) Register ................................................................... 54

Isochronous Receive Interrupt Mask (isoRecvIntMask) Register .................................................................... 55

Fairness Control Register ................................................................................................................................ 55

Link Control Register........................................................................................................................................ 56

Node Identification Register ............................................................................................................................. 57

PHY Core Layer Control Register .................................................................................................................... 58

Isochronous Cycle Timer Register ................................................................................................................... 58

Asynchronous Request Filter High Register .................................................................................................... 59

Asynchronous Request Filter Low Register ..................................................................................................... 59

Physical Request Filter High Register.............................................................................................................. 60

Physical Request Filter Low Register .............................................................................................................. 60

Asynchronous Context Control Register .......................................................................................................... 61

Asynchronous Context Command Pointer Register......................................................................................... 62

Isochronous Transmit Context Control (IT DMA ContextControl) Register...................................................... 63

Isochronous Transmit Context Command Pointer Register............................................................................. 64

Isochronous Receive Context Control (IR DMA ContextControl) Register ...................................................... 65

Isochronous Receive Context Command Pointer Register.............................................................................. 66

Isochronous Receive Context Match (IR DMA ContextMatch) Register.......................................................... 67

FW322 Vendor-Specific Registers ................................................................................................................... 68

Isochronous DMA Control ................................................................................................................................ 68

Asynchronous DMA Control............................................................................................................................. 69

Link Options ..................................................................................................................................................... 70

Internal Register Configuration .............................................................................................................................. 71

PHY Core Register Map................................................................................................................................... 71

PHY Core Register Fields ................................................................................................................................ 72

Crystal Selection Considerations ........................................................................................................................... 77

Load Capacitance ............................................................................................................................................ 77

Adjustment to Crystal Loading ......................................................................................................................... 77

Crystal/Board Layout........................................................................................................................................ 77

Serial EEPROM Interface ...................................................................................................................................... 78

ac Characteristics of Serial EEPROM Interface Signals ....................................................................................... 78

Solder Reflow and Handling .................................................................................................................................. 81

Absolute Maximum Voltage/Temperature Ratings ................................................................................................ 81

Electrical Characteristics ....................................................................................................................................... 82

Timing Characteristics ........................................................................................................................................... 84

Outline Diagrams ................................................................................................................................................... 85

100-Pin TQFP .................................................................................................................................................. 85

Ordering Information .............................................................................................................................................. 85

Agere Systems Inc.

FW322 06 T100

1394a PCI PHY/Link Open Host Controller

Data Sheet, Rev. 2

October 2006

Table of Contents

(continued)

Figure

Page

Figure 1. FW322 Conceptual Block Diagram .......................................................................................................... 6

Figure 2. PCI Core Block Diagram .......................................................................................................................... 7

Figure 3. OHCI Core Block Diagram ....................................................................................................................... 8

Figure 4 . Link Core Block Diagram ....................................................................................................................... 11

Figure 5. The PHY Core Block Diagram ................................................................................................................ 12

Figure 6. Pin Assignments for the FW322 06 T100 ............................................................................................... 15

Figure 7. Crystal Circuitry ...................................................................................................................................... 77

Figure 8. Bus Timing ............................................................................................................................................. 79

Figure 9. Write Cycle Timing ................................................................................................................................. 79

Figure 10. Data Validity ......................................................................................................................................... 79

Figure 11. Start and Stop Definition ...................................................................................................................... 80

Figure 12. Output Acknowledge ............................................................................................................................ 80

Table

Page

Table 1. Pin Descriptions ....................................................................................................................................... 16

Table 2. Bit-Field Access Tag Description ............................................................................................................. 21

Table 3. PCI Configuration Register Map ............................................................................................................. 21

Table 4. PCI Command Register Description ........................................................................................................ 23

Table 5. PCI Status Register ................................................................................................................................. 24

Table 6. Class Code and Revision ID Register Description .................................................................................. 25

Table 7. Latency Timer and Class Cache Line Size Register Description ........................................................... 25

Table 8. Header Type and BIST Register Description .......................................................................................... 26

Table 9. OHCI Base Address Register Description ............................................................................................... 26

Table 10. PCI Subsystem Identification Register Description ............................................................................... 27

Table 11. Interrupt Line and Pin Register Description ........................................................................................... 28

Table 12. MIN_GNT and MAX_LAT Register Description ..................................................................................... 28

Table 13. PCI OHCI Control Register Description ................................................................................................. 29

Table 14. Capability ID and Next Item Pointer Register Description ..................................................................... 29

Table 15. Power Management Capabilities Register Description ......................................................................... 30

Table 16. Power Management Control and Status Register Description .............................................................. 31

Table 17. Power Management Data Register Description .................................................................................... 32

Table 18. OHCI Register Map ............................................................................................................................... 33

Table 19. OHCI Version Register Description ....................................................................................................... 36

Table 20. GUID ROM Register Description ........................................................................................................... 37

Table 21. Asynchronous Transmit Retries Register Description ........................................................................... 37

Table 22. CSR Data Register Description ............................................................................................................. 38

Table 23. CSR Compare Register Description ...................................................................................................... 38

Table 24. CSR Control Register Description ........................................................................................................ 38

Table 25. Configuration ROM Header Register Description ................................................................................. 39

Table 26. Bus Identification Register Description .................................................................................................. 40

Table 27. Bus Options Register Description .......................................................................................................... 40

Table 28. GUID High Register Description ............................................................................................................ 41

Table 29. GUID Low Register Description ............................................................................................................. 41

Table 30. Configuration ROM Mapping Register Description ................................................................................ 42

Table 31. Posted Write Address Low Register Description ................................................................................... 43

Table 32. Posted Write Address High Register Description .................................................................................. 43

Table 33. Vendor ID Register Description ............................................................................................................. 43

Table 34. Host Controller Control Register Description ......................................................................................... 44

Table 35. SelfID Buffer Pointer Register Description ............................................................................................ 46

Table 36. SelfID Count Register Description ......................................................................................................... 46

Agere Systems Inc.

Data Sheet, Rev. 2

October 2006

FW322 06 T100

1394a PCI PHY/Link Open Host Controller

Table of Contents

Table

Page

Table 37. Isochronous Receive Channel Mask High Register Description ........................................................... 47

Table 38. Isochronous Receive Channel Mask Low Register Description ............................................................ 47

Table 39. Interrupt Event Register Description ...................................................................................................... 48

Table 40. Interrupt Mask Register Description ...................................................................................................... 50

Table 41. Isochronous Transmit Interrupt Event Register Description .................................................................. 52

Table 42. Isochronous Transmit Interrupt Event Description ................................................................................ 53

Table 43. Isochronous Receive Interrupt Event Description ................................................................................. 54

Table 44. Fairness Control Register Description ................................................................................................... 55

Table 45. Link Control Register Description ......................................................................................................... 56

Table 46. Node Identification Register Description ............................................................................................... 57

Table 47. PHY Core Layer Control Register Description ...................................................................................... 58

Table 48. Isochronous Cycle Timer Register Description ..................................................................................... 58

Table 49. Asynchronous Request Filter High Register Description ....................................................................... 59

Table 50. Asynchronous Request Filter Low Register Description ....................................................................... 59

Table 51. Physical Request Filter High Register Description ................................................................................ 60

Table 52. Physical Request Filter Low Register Description ................................................................................. 60

Table 53. Asynchronous Context Control Register Description ........................................................................... 61

Table 54. Asynchronous Context Command Pointer Register Description ........................................................... 62

Table 55. Isochronous Transmit Context Control Register Description ................................................................ 63

Table 56. Isochronous Transmit Context Command Pointer Register Description ............................................... 64

Table 57. Isochronous Receive Context Control Register Description .................................................................. 65

Table 58. Isochronous Receive Context Command Pointer Register Description ................................................ 66

Table 59. Isochronous Receive Context Match Register Description ................................................................... 67

Table 60. FW322 Vendor-Specific Registers Description ..................................................................................... 68

Table 61. Isochronous DMA Control Registers Description .................................................................................. 68

Table 62. Asynchronous DMA Control Registers Description ............................................................................... 69

Table 63. Link Options Register Description ......................................................................................................... 70

Table 64. PHY Core Register Map ........................................................................................................................ 71

Table 65. PHY Core Register Fields ..................................................................................................................... 72

Table 66. PHY Core Register Page 0: Port Status Page ...................................................................................... 74

Table 67. PHY Core Register Port Status Page Fields ........................................................................................ 75

Table 68. PHY Core Register Page 1: Vendor Identification Page ....................................................................... 76

Table 69. PHY Core Register Vendor Identification Page Fields .......................................................................... 76

Table 70. ac Characteristics of Serial EEPROM Interface Signals ....................................................................... 78

Table 71. Absolute Maximum Ratings ................................................................................................................... 81

Table 72. Analog Characteristics ........................................................................................................................... 82

Table 73. Driver Characteristics ............................................................................................................................ 83

Table 74. Device Characteristics ........................................................................................................................... 83

Table 75. Switching Characteristics ...................................................................................................................... 84

Table 76. Clock Characteristics ............................................................................................................................. 84

Agere Systems Inc.

L-FW32206T100相似产品对比

	L-FW32206T100	FW32206T100
描述	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100	Serial I/O Controller, 2 Channel(s), 50MBps, CMOS, PQFP100, TQFP-100
厂商名称	Broadcom(博通)	Broadcom(博通)
包装说明	LFQFP, QFP100,.63SQ,20	TQFP-100
Reach Compliance Code	compliant	unknown
地址总线宽度	32	32
边界扫描	NO	NO
总线兼容性	PCI	PCI
最大时钟频率	24.5785 MHz	24.5785 MHz
最大数据传输速率	50 MBps	50 MBps
外部数据总线宽度	32	32
JESD-30 代码	S-PQFP-G100	S-PQFP-G100
JESD-609代码	e3	e0
长度	14 mm	14 mm
低功率模式	YES	YES
串行 I/O 数	2	2
端子数量	100	100
最高工作温度	70 °C	70 °C
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	LFQFP	LFQFP
封装等效代码	QFP100,.63SQ,20	QFP100,.63SQ,20
封装形状	SQUARE	SQUARE
封装形式	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）	260	225
电源	3.3 V	3.3 V
认证状态	Not Qualified	Not Qualified
座面最大高度	1.6 mm	1.6 mm
最大供电电压	3.6 V	3.6 V
最小供电电压	3 V	3 V
标称供电电压	3.3 V	3.3 V
表面贴装	YES	YES
技术	CMOS	CMOS
温度等级	COMMERCIAL	COMMERCIAL
端子面层	MATTE TIN	TIN LEAD
端子形式	GULL WING	GULL WING
端子节距	0.5 mm	0.5 mm
端子位置	QUAD	QUAD
处于峰值回流温度下的最长时间	40	30
宽度	14 mm	14 mm
uPs/uCs/外围集成电路类型	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches	1	1

推荐资源

正反向运转能耗制动电路之三

扩展输出电流的应用

LC172、LC171音频压控灯光控制专用集成电路

简易多谐发生器电路

IGBT直接串联高压变频器的拓扑结构

电脑主板电路图 830_24

攒分，请无视: 只为攒分...; skdarkness 嵌入式系统

助跑2015瑞萨电子设计大赛：开发板周边资料集结: 2015年瑞萨电子DIY大赛开发板免费申请正在进行中，想参与的网友请点击（>>活动入口）进入{:1_123:} 本帖为助跑资料贴，基本资料搜集如下（星号为官网链接）：助大家尽快了解大赛开发板 ......; EEWORLD社区瑞萨MCU/MPU

EVC4.0实现不规则窗口: 各位英雄：我把VC下实现不规则窗口的代码移植到EVC4.0下，可是确看不到效果，对话框显示不出来！主要的函数如下： void CBitmapDialog :: MakeWindowRgn () { if (!m_bTransparent) ......; arcsink 嵌入式系统

关于arm汇编的问题(使用Evc自带的armasm.exe),为什么bne loop通不过？: armasm 1.asm： AREA |.text|, CODE EXPORT strcopy strcopy PROC mov r10, #8 loop: bne loop 这里通不过 ENDP END 提示：D:\1.asm(8) : error A0034: undefined sym ......; lihui19850618 ARM技术

看到这么多人收到AM335x Starter Kit 了，我嫉妒，我愤怒了！: 这几天忙着项目赶进度，都没时间上网，今天想起好些天没上来了，特意过来看看；本只是看看而已，没打算登录，结果看到这么多人说收到AM335x Starter Kit 了我这个嫉妒啊，登录一下咯...; hg0136 TI技术论坛

EVC SDK下创建MFC消息处理结构，消息分发问题，高手请进！: 背景：不使用 MFC 环境，使用EVC WCE application. 创建 CWinComponent 为所有控件的基类有一函数指针变量： CALLBACK m_pfnOldWindowProc（...）创建CWinForm: pub ......; yoyo8592 嵌入式系统

告别传统修复手段，冷凝器管板腐蚀保护的正解打开方式

一、设备概述列管式换热器是现有化工蒸发和加热设备中常用的热交换设备之一，在目前的现有技术中，列管式换热器管板材质均是采用碳钢为主，部分为碳钢衬胶结构，存在的问题是耐温性差、可靠性差、容易发生管板腐蚀问题和胶层脱落问题。列管式换热器是利用循环冷却水的温度来控制壳程介质温度的，在运行过程中当壳程介质温度高时靠换热器对壳程介质进行降温，冷却循环水在管束内流动，壳程介质在壳体内管束外流动，通过两者的...[详细]
新能源汽车的不稳定因素目前都有哪些

随着汽车的逐渐增多，环境压力也逐渐变得越来越大。也是这个时候，有人说新能源汽车节能环保，和传统用油的汽车有很大不同，这着实吸引了一大批受众。那么新能源到底能不能买呢？这个问题其实是非常困扰消费者的。如果你在北上广一线城市的话，新能源汽车是没有什么大问题的。毕竟现在的大环境下，大城市还是非常主要节能的，而新能源车牌也确实是一个非常有诱惑力的标签。但如果你所在的城市限行，上牌不需要摇号等，还是...[详细]
新能源汽车是选择混动好还是纯电动好

我们在城市出行的时候，都会觉得电动汽车好处还是很多的，作为代步工具的它，也能够很好的完成自己的使命。现在大城市越来越多的小区有电动汽车专用车位，可以随时充电。当然这只是一种配套服务，真要使用起来可能一个星期才用充一次电，这也跟现在电动汽车的续航里程有直接的关系。很多人也禁不住为新能源汽车叫好，觉得很快就可以取代燃油汽车。不过我们却发现似乎还是我们国内非常热闹，在欧洲那些老牌汽车企业，在电动...[详细]
POSCO Future M推出高端和标准电动汽车正极材料

据外媒报道，二次电池材料公司POSCO Future M宣布，已成功开发出两种针对高端和标准电动汽车市场的试验（原型）正极材料。图片来源： POSCO Future M “超高镍正极材料”专为高端电动汽车设计，将高镍正极材料中的镍含量从现有的80%提升至95%以上。该材料能量密度高，可最大程度延长电动汽车的续航里程。该公司的目标是向美国和欧洲等发达市场的高端电动汽车和城市空中交...[详细]
DMA实现采样数据的直接搬运存储

尝试了下STM32的ADC采样，并利用DMA实现采样数据的直接搬运存储，这样就不用CPU去参与操作了。找了不少例子参考，ADC和DMA的设置了解了个大概，并直接利用开发板来做一些实验来验证相关的操作，保证自己对各部分设置的理解。我这里用了3路的ADC通道，1路外部变阻器输入，另外两路是内部的温度采样和Vrefint，这样就能组成连续的采样，来测试多通道ADC自动扫描了，ADC分规则转换和注入...[详细]
stm32直流电机驱动与测速学习总结

　　通过实验发现，定时器的一个通道控制一个pwm信号。　　在正式开始之前也可以参考这个视频学习资料　　(stm32直流电机驱动) 　　http://www.makeru.com.cn/live/1392_1218.html?s=45051 　　超声波雷达测距仪　　http://www.makeru.com.cn/live/15971_2626.html?s=45051 　　PWM驱动电机不...[详细]
基于LED光数据传输的温度实时显示系统

　　本文提出了以京微雅格低功耗FPGA HR(黄河)系列为主控制器，以温度传感器，LED灯，光频转换器，LCD屏等为外围电路的基于LED光数据传输的温度实时传输及显示方案，实现了可靠的温度值实时传输和显示。　　1. 系统功能介绍　　本系统主要包括CME-HR03 FPGA，温度传感器，光频转换器及LCD显示屏几个部分，其实现框图如下所示：　　本系统中，首先由温度传感器经IIC接口将...[详细]
微波炉解决方案终见天日！

　　自20世纪40年代中期诞生以来，微波炉从无到有，用于商业，60年代，进入家庭并迅速普及，其基本功能与操作并未发生较大改变。实际上，其体现的唯一主要优势就是用户体验得到不断改善，能够包含越来越多的功能。　　而如今，微波炉已经像洗衣机一样成了家庭的基本家用电器，入住千家万户。许多人只熟悉它的功能，享受给人们带来方便的同时，有多少人去反问它的所以然的了?即便你是一位电子达人，也有你不知道的…...[详细]
应用案例 | 当机械臂抓取物料时，如何精准拿捏尺度？

随着工业自动化行业的不断发展，可以看到越来越多的智能设备采用灵活、高效、精准的机械臂完成定位抓取、组装等。最常见的是使用机器视觉应用，机器视觉将目标物体的图像信息通过光学设备和传感器获取后，将其转化为数字化信息（坐标位置和角度），并依据控制单元指导，使机器可以有效地执行任务。但这次的任务中，我们选择了更经济的激光位移测距方案来实现机械臂的定位抓取，本期小明就来分享一下具体的应用情况~...[详细]
小型计算机——加固边缘部署的实时数据分析

与云数据库相比，小型计算机是专门为网络边缘的去中心化坚固计算而构建的。通过将应用程序、分析和处理服务移动到更靠近数据生成源的位置，业务运营可以获得改进的实时计算应用程序性能。 l 从奔腾到酷睿i5的可扩展CPU性能 l 智能电源点火管理和CAN总线网络支持 l 无线局域网和广域网LTE连接 l 丰富的I/O可扩展性，包括PoE、PCI、PCIe、COM l 适用于宽工作温度和宽电压输入的坚固...[详细]
吉利发布行业首个AI座舱，明确不再研发传统智能座舱

8月20日，吉利宣布聚焦“一个座舱”，通过统一的AI OS架构、统一的AI Agent、统一的用户ID，实现AI座舱All in One，打造首个“人-车-环境”自主协同的智慧空间，引领智能汽车正式迈入AI座舱时代。图源：吉利同时，吉利宣布将不再开发不具备AI能力的传统智能座舱，并发布全球首个可大规模上车的汽车超拟人智能体——Eva，以及基于5层AI座舱原生架构打造的新一代AI座舱...[详细]
7年后回看自动驾驶：我们当初的预测对错几何？

我的职业生涯始终与半导体行业紧密相连，从产品管理到内容营销，我曾在多个岗位上做过无数预测与展望。无论是产品需求预测，还是新兴技术趋势研判，我都有过精准命中，也不乏误判失手。最近，我重读了自己在2018年5月撰写的“自动驾驶汽车是如何工作的？”一文。时至今日，这篇文章仍是美光阅读量最高的文章之一。在自动驾驶和汽车解决方案备受关注的今天，让我们看看这篇文章的独到之处。当时看来，这不过是篇寻常...[详细]
电动汽车已成为趋势，混合动力汽车何去何从

随着环保意识的增长，三电技术不断的完善和基础设施如充电桩的布局力度加大，对于新能源汽车来说，新能源汽车电动化势在必行。对于混动汽车来说还能挺多久？从当下的情况来看，对于不限购或者是限购的城市，纯电电动汽车和插电混动车都可以选。混动在结构上面有着两套动力系统，一旦车子没电了会用油。而对比纯电动汽车来说，纯电动汽车依靠电能来行驶，对于车辆而言行驶安静，无噪音，从车辆的保养的费用也会相对划算。单...[详细]
固态电池能解决新能源汽车的续航问题吗

对于新能源汽车来说，电池的重要性是毋庸置疑的，不仅决定着汽车的性能，而且电池密度与汽车的续航也有着很大的关系。目前市面上大部分的新能源汽车采用的都是三元锂电池，其能量密度和安全性还是存在着一定的缺陷。也正是因为如此，更加完美的固态电池就出现了，那么固态电池是否能够真正的解决新能源汽车所面临的续航和安全焦虑呢？首先，三元锂电池属于一种液态电池，其内部的电解质呈液体状态，所以能量密度达不到最高...[详细]
SiC MOSFET 界面陷阱检测升级：Force-I QSCV 方法详解

电容-电压 (C-V) 测量广泛用于半导体材料和器件表征，可提取氧化物电荷、界面陷阱、掺杂分布、平带电压等关键参数。传统基于 SMU 施加电压并测量电流的准静态方法适用于硅 MOS，但在 SiC MOS 器件上因电容更大易导致结果不稳定。为解决这一问题，Keithley 4200A-SCS 引入 Force-I QSCV 技术，通过施加电流并测量电压与时间来推导电容，获得更稳定可靠的数据。 ...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多