电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT74FCT377DTSO

产品描述D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, SOIC-20
产品类别逻辑    逻辑   
文件大小93KB,共6页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 选型对比 全文预览

IDT74FCT377DTSO概述

D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, SOIC-20

IDT74FCT377DTSO规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码SOIC
包装说明SOP, SOP20,.4
针数20
Reach Compliance Codenot_compliant
其他特性WITH HOLD MODE
系列FCT
JESD-30 代码R-PDSO-G20
JESD-609代码e0
长度12.8 mm
负载电容(CL)50 pF
逻辑集成电路类型D FLIP-FLOP
最大I(ol)0.048 A
湿度敏感等级1
位数8
功能数量1
端子数量20
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP20,.4
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)225
电源5 V
Prop。Delay @ Nom-Sup4.4 ns
传播延迟(tpd)4.4 ns
认证状态Not Qualified
座面最大高度2.6416 mm
最大供电电压 (Vsup)5.25 V
最小供电电压 (Vsup)4.75 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn85Pb15)
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
触发器类型POSITIVE EDGE
宽度7.5 mm
Base Number Matches1

文档预览

下载PDF文档
IDT54/74FCT377T/AT/CT/DT
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS OCTAL
D FLIP-FLOP WITH
CLOCK ENABLE
FEATURES:
IDT54/74FCT377T/AT/CT/DT
Std., A, C, and D grades
Low input and output leakage
1µA (max.)
CMOS power levels
True TTL input and output compatibility:
– V
OH
= 3.3V (typ.)
– V
OL
= 0.3V (typ.)
High Drive outputs (-15mA I
OH
, 48mA I
OL
)
Meets or exceeds JEDEC standard 18 specifications
Military product compliant to MIL-STD-883, Class B and DESC
listed (dual marked)
Power off disable outputs permit "live insertion"
Available in the following packages:
– Industrial: SOIC, QSOP
– Military: CERDIP, LCC
DESCRIPTION:
The IDT54/74FCT377T is an octal D flip-flop built using an advanced
dual metal CMOS technology. The IDT54/74FCT377T has eight edge-
triggered, D-type flip-flops with individual D inputs and O outputs. The
common buffered Clock (CP) input loads all flip-flops simultaneously when
the Clock Enable (CE) is low. The register is fully edge-triggered. The state
of each D input, one set-up time before the low-to-high clock transition, is
transferred to the corresponding flip-flop’s O output. The
CE
input must be
stable only one set-up time prior to the low-to-high transition for predictable
operation.
FUNCTIONAL BLOCK DIAGRAM
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
CE
D
CP
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
JANUARY 2004
DSC-2630/9
© 2004 Integrated Device Technology, Inc.

IDT74FCT377DTSO相似产品对比

IDT74FCT377DTSO IDT54FCT377TDB IDT74FCT377DTQ IDT74FCT377ATSO IDT54FCT377TLB IDT54FCT377CTDB IDT54FCT377CTLB
描述 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, SOIC-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, QSOP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, SOIC-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20, LCC-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20, LCC-20
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合
零件包装代码 SOIC DIP QSOP SOIC QLCC DIP QLCC
包装说明 SOP, SOP20,.4 DIP, DIP20,.3 SSOP, SSOP20,.25 SOP, SOP20,.4 QCCN, LCC20,.35SQ DIP, DIP20,.3 QCCN, LCC20,.35SQ
针数 20 20 20 20 20 20 20
Reach Compliance Code not_compliant _compli not_compliant not_compliant not_compliant not_compliant not_compliant
其他特性 WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE
系列 FCT FCT FCT FCT FCT FCT FCT
JESD-30 代码 R-PDSO-G20 R-GDIP-T20 R-PDSO-G20 R-PDSO-G20 S-CQCC-N20 R-GDIP-T20 S-CQCC-N20
JESD-609代码 e0 e0 e0 e0 e0 e0 e0
长度 12.8 mm 25.3365 mm 8.6868 mm 12.8 mm 8.89 mm 25.3365 mm 8.89 mm
负载电容(CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
逻辑集成电路类型 D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
最大I(ol) 0.048 A 0.032 A 0.048 A 0.048 A 0.032 A 0.032 A 0.032 A
位数 8 8 8 8 8 8 8
功能数量 1 1 1 1 1 1 1
端子数量 20 20 20 20 20 20 20
最高工作温度 85 °C 125 °C 85 °C 85 °C 125 °C 125 °C 125 °C
最低工作温度 -40 °C -55 °C -40 °C -40 °C -55 °C -55 °C -55 °C
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
输出极性 TRUE TRUE TRUE TRUE TRUE TRUE TRUE
封装主体材料 PLASTIC/EPOXY CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED
封装代码 SOP DIP SSOP SOP QCCN DIP QCCN
封装等效代码 SOP20,.4 DIP20,.3 SSOP20,.25 SOP20,.4 LCC20,.35SQ DIP20,.3 LCC20,.35SQ
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR SQUARE RECTANGULAR SQUARE
封装形式 SMALL OUTLINE IN-LINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE CHIP CARRIER IN-LINE CHIP CARRIER
峰值回流温度(摄氏度) 225 NOT SPECIFIED 225 225 225 225 NOT SPECIFIED
电源 5 V 5 V 5 V 5 V 5 V 5 V 5 V
传播延迟(tpd) 4.4 ns 15 ns 4.4 ns 7.2 ns 15 ns 5.5 ns 5.5 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 2.6416 mm 5.08 mm 1.7272 mm 2.6416 mm 2.54 mm 5.08 mm 2.54 mm
最大供电电压 (Vsup) 5.25 V 5.5 V 5.25 V 5.25 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.75 V 4.5 V 4.75 V 4.75 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 YES NO YES YES YES NO YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL MILITARY INDUSTRIAL INDUSTRIAL MILITARY MILITARY MILITARY
端子面层 Tin/Lead (Sn85Pb15) Tin/Lead (Sn63Pb37) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 GULL WING THROUGH-HOLE GULL WING GULL WING NO LEAD THROUGH-HOLE NO LEAD
端子节距 1.27 mm 2.54 mm 0.635 mm 1.27 mm 1.27 mm 2.54 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL QUAD DUAL QUAD
处于峰值回流温度下的最长时间 30 NOT SPECIFIED 30 30 30 20 NOT SPECIFIED
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
宽度 7.5 mm 7.62 mm 3.937 mm 7.5 mm 8.89 mm 7.62 mm 8.89 mm
Prop。Delay @ Nom-Sup 4.4 ns - 4.4 ns 7.2 ns 15 ns 5.5 ns 5.5 ns
筛选级别 - MIL-STD-883 Class B - - MIL-STD-883 Class B MIL-STD-883 Class B MIL-STD-883 Class B
厂商名称 - - - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1045  2899  1896  1049  1056  22  59  39  25  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved