IDT72P51759L5BB8,IDT72P51759L5BB8 pdf中文资料,IDT72P51759L5BB8引脚图,IDT72P51759L5BB8电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 其他集成电路（IC）> IDT72P51759L5BB8

文档预览

IDT72P51759L5BB8: 产品描述IC flow ctrl 36bit 256-bga; 产品类别半导体其他集成电路（IC）; 文件大小795KB，共87页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档全文预览

IDT72P51759L5BB8概述

IC flow ctrl 36bit 256-bga

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION

1,179,648 bits

2,359,296 bits

4,718,592 bits

ADVANCE INFORMATION

IDT72P51749

IDT72P51759

IDT72P51769

FEATURES

•

Choose from among the following memory density options:

IDT72P51749



Total Available Memory = 1,179,648 bits

IDT72P51759



Total Available Memory = 2,359,296 bits

IDT72P51769



Total Available Memory = 4,718,592 bits

Configurable from 1 to 128 Queues

Default configuration of 128 or 64 symmetrical queues

Default multi-queue device configurations

– IDT72P51749: 256 x 36 x 128Q

– IDT72P51759: 512 x 36 x 128Q

– IDT72P51769: 1,024 x 36 x 128Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

•

User Selectable Bus Matching Options:

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q127

RADEN

ESTR

RDADD

WRITE CONTROL

Q126

REN

RCLK

RCS

Q125

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6714 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2004

SEPTEMBER 2004

DSC-6714/-

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592 bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed description .................................................................................................................................................................................................... 8

Pin descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag description ......................................................................................................................................................................................................... 42

PAFn

Flag Bus Operation .................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

SEPTEMBER 27, 2004

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592

bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming (2 Device Expansion) ................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select, Mark and Rewrite .......................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select, Mark and Reread (IDT mode) ...................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and

Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

SEPTEMBER 27, 2004

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592 bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

SEPTEMBER 27, 2004

推荐资源

中联F-9500A前置放大器（a）

光学断续器双输出电路

Variable voltage regulator circuit

婴儿室自动调光器电路

SSB调制的原理

红外遥控多路继电器控制开关电路

关于安装的一些问题: 我先装的VS2005然后打了SP1补丁包，最后装了试用160天的WinCE系统，我选的完全安装，用了我接近18G的硬盘就是害怕有问题。可是最后建立工程时pocket pc 和mobile都没有问题，但是WinCE的就说无 ......; zhoujianfeng 嵌入式系统

EEWORLD大学堂----电源设计小贴士54-55：将双节滤波器用于低噪声电源路: 电源设计小贴士54-55：将双节滤波器用于低噪声电源路：https://training.eeworld.com.cn/course/109...; cuipin 电源技术

【TI首届低功耗设计大赛】准备熟悉FR5969: 新板子周末终于到了。第一步，熟悉FR5969。相对G2553，硬件内容有变化，但是都是MSP430系列，所以学习FR5969也不会太困难。首先把之前为G2553设计的软件平台移植到FR5969上来： 1. ......; sjtitr 微控制器 MCU

FPGA流水线设计: 所谓流水线处理，如同生产装配线一样，将操作执行工作量分成若干个时间上均衡的操作段，从流水线的起点连续地输入，流水线的各操作段以重叠方式执行。这使得操作执行速度只与流水线输入的速度有 ......; zxopenljx FPGA/CPLD

求助这个是什么芯片，最好能告知大概型号: 求助各位大神，谁知道图片上这个是什么芯片，最好能告知一下大概的型号，谢谢228827228828 ...; sjw276 模拟电子

探讨：系统软复位与冷启动的不同: 对系统软复位的流程不清楚。不知道软复位开始运行的地址和冷启动是不是一样。。。。...; sonic 嵌入式系统

韩企抱团，能否破解电池困境？

从全球领先到失去市场，韩国电池厂一直想要夺回失去的市场和尊严，但是面对以宁德时代和比亚迪为代表的中国电池厂商，却难以形成真正的竞争。根据统计，今年上半年，仅宁德时代和比亚迪就占全球电动汽车电池销量的 55%以上，高于 2024 年同期的53%。与此同时，韩国电池厂商LG Energy、SK On和三星SDI的合计市场份额下降至16.4%，比去年同期下降5.4%。虽然韩...[详细]
工业扫码器品牌型号那么多，该如何选择？

近年来，随着生产制造和自动化生产管理需求的增加，工业扫码器逐渐成为工业制造领域中不可缺少的一部分。然而，在众多品牌和型号之间选择一款适合的工业扫码器并不是一件容易的事情。那么，该如何选择适合自己的工业扫码器呢？首先，技术参数是我们在选择工业扫码器时需要注意的一点。通常，一款好的工业扫码器需要有高速扫描、高精度识读、广泛的扫描角度和扫描距离等方面的技术参数，同时还应具备高防护等级方可适应恶劣...[详细]
全域800V+大电池+全温域5C超充岚海智混技术发布

8月22日，岚图汽车通过线上直播形式正式发布了岚海智混技术。这一项融合了全域800V高压系统、全温域5C超充、63kWh超大电池于一体的智能混动技术，重新定义了混动技术的天花板，实现中国新能源汽车在混动领域的重大技术突破。技术破局，以创新引领混动行业变革中国新能源汽车产业走过了一条从政策驱动到市场驱动、从技术引进到自主研发的跃升之路。混动技术作为过渡阶段的关键路径，经历了四个阶...[详细]
韩国机器人巨头WIRobotics推出人形机器人

近日，韩国机器人巨头 WIRobotics 在韩国科技大学机器人创新中心 (RIH) 推出了其首款通用人形机器人 ALLEX，其设计旨在利用其像人类一样对刺激做出反应的能力来处理多项任务，它拥有 15 个自由度 (DOF)，可以实现逼真的动作和复杂的交互。此外，ALLEX 还配备了从腰部到上身的重力补偿机制，能提供 40 N的指尖力。凭借这项创新，ALLEX 可以在不消耗过多能量或承受任何机械应...[详细]
“2025年7月中国充电桩增至1669.6万个，桩车比1:1.8满足新能源车增长”

8月22日，国家能源局发布最新数据，截至2025年7月底，我国电动汽车充电基础设施总数达到1669.6万个，同比增长53%。其中，公共充电设施为420.2万个，同比增长38%；私人充电设施为1249.4万个，同比增长58.8%。今年上半年，新能源汽车国内销量为587.8万辆，充电基础设施与新能源汽车的快速增长保持同步，桩车增量比为1:1.8，表明充电基础设施建设基本能够满足新能源汽车的快速发展需...[详细]
自动驾驶汽车如何准确识别小物体？

自动驾驶汽车想要在道路上安全行驶，需要识别的东西远比我们所知道的诸如红绿灯、行人、车辆等复杂得多。其中有一个是我们经常会忽略，但同样非常重要的障碍物，那就是小物体，像是地面上常见的小坑、碎石、塑料袋、纸箱角落、掉落的车载零件，甚至是一只小鸟或小猫，都可能对车辆的行驶安全与乘坐舒适性造成影响。小物体检测听起来“小事儿一桩”，但实际难度会高很多。小物体具有目标体积小、与背景对比弱、遮挡...[详细]
stm32相关笔记——ADC部分

我们在学习一门技术的时候，应该对它的理论部分有所了解，然后才能在实践中进一步加深理解，进而掌握。对于stm32来说，我认为学习的时候应该先仔细阅读相关的参考手册，然后再动手实践，这样才能理解得更加透彻，掌握得更加牢固！今天记录一下我学习stm32的ADC部分的了解。 1.介绍小结：stm32的ADC有18个通道（16个外部通道+2个内部通道），有单次、连续、扫描和间断四种模式，ADC...[详细]
安全第一！矿用防爆R型隔离变压器教你保护自己！

通常情况下煤矿井下含有瓦斯和煤尘。当瓦斯和煤尘达到一定浓度时，就会发生瓦斯和煤尘爆炸事故。而电气设备在正常运行或故障时就会产生电弧，电弧也是煤矿燃烧煤气和煤尘的主要火源之一。因此，煤矿的电气设备通常都采用矿用防爆R型隔离变压器。矿用防爆电气的设计制造必须符合国家防爆设备标准。防爆设备的总标志是EX。防爆电气设备的类型、类别、级别和组别以及防爆设备的总标志一起，形成防爆标志。除了防爆电源变压器的明...[详细]
全球电动汽车电池供需失衡：供应或达需求三倍以上

据日经新闻报道，调查发现，由于电动汽车需求降温，全球电动汽车电池供应量有望达到需求量的三倍以上，这为日本和美国等国家建立本土生产的举措带来了阻力。图片来源：宁德时代基于标普全球移动出行（S&P Global Mobility）的数据，日经新闻指出，电动汽车电池生产设施的总年产能预计将达到3,930 GWh，而需求量预计为1,161 GWh。到2026年，电动汽车电池供...[详细]
Teletrac Navman推出Multi IQ多摄像头行车记录仪

Teletrac Navman推出Multi IQ行车记录仪，这是一款基于云端、专为大型商用车运营商打造的解决方案。它最多可连接五个摄像头，覆盖车辆内部、侧面、后部等区域，配合内置的高清双前置和驾驶员侧行车记录仪，解决了大型车辆盲点问题。图片来源： Teletrac 该记录仪运用先进人工智能分析技术，能检测疲劳驾驶、分心驾驶等事件，并以高清格式记录。其集成于Teletrac Navm...[详细]
博世发布面向L2+级的新一代SoC（SX600 / SX601）

博世发布新SoC系列以支撑L2+级别的高级驾驶辅助功能，该芯片集成了高分辨率与远距离探测能力，并内置对神经网络推理的支持与车规接口，便于车厂在主流车型上实现自动紧急制动、自适应巡航等功能的升级。图片来源：博世该芯片定位在主流家用轿车和SUV的ADAS平台，可与摄像头、毫米波雷达等传感器融合使用，帮助车企在更广泛的产品线上部署成熟的辅助驾驶功能并提升道路安全准入率。 ...[详细]
10000台！这家公司拿下全球首个人形机器人最大单笔订单

天太机器人官微8月20日晚间发布消息，天太机器人有限公司8月20日与山东未来机器人技术有限公司、山东未来数据科技、港仔机器人集团等战略合作伙伴，共同签署全球首个具身智能人形机器人10000台订单，这是全球人形机器人行业诞生以来数量最大的单笔订单。这意味着，曾被视作“科幻”的人形机器人，正式走出实验室、跨越概念阶段，作为一种可量产、可交付、可解决实际问题的生产力工具，浩浩荡荡地涌入现实世界的...[详细]
MQTT以太网IO远程模块

MQTT以太网IO模块大部分应该就是采集一些IO口信息，通过网口传输数据。实际上，以太网IO模块除了做TCP server，还可以做TCP Client，除此之外，不但可以高速脉冲计数还可以高速脉冲输出。这个对于在工业现场做一些控制处理，比如控制伺服电机等场景是非常方便的！最重要的，还要数据缓存功能，网络掉线也不怕，数据会自动缓存，恢复网络后会自动补传。 MxxxT 工业远程以太网 I/O ...[详细]
电动汽车的全驱和四驱有什么区别

驱动方式对于车辆来说，并不陌生，根据车辆的驱动方式来说，有前驱，后驱甚至是四轮，而四驱对于新能源汽车可谓是一大买点，在很多新发布的新能源汽车，根据车辆的驱动形式来说，车辆驱动形式里面会有如极速电四驱，双电机4WD、双电机全轮驱动等。对于这些四驱的而言可谓是让人眼花缭乱的，根据车辆来说，新能源全驱动和四驱有什么区别？从驱动的结构上和工作原理上面来说，全驱动是不需要驾驶员对于车辆进行选择操作的...[详细]
再生制动系统对于电动汽车而言有什么用

对于现在的新能源汽车来说，有着和燃油车不同的配置，对于一些配置也成为了厂家的一个卖点，与传统的车辆比较，电动车有一个绝对的优势，那就是再生制动，什么是再生制动,为什么对电动汽车有用？而对于再生制动来说，是电动汽车所独有的，即能够在制动过程中回收一部分制动能量。简单地说，就是车子在制动的过程会产生一定的热量，而如果这些热量不回收，这些能量会以热的形式流失。当汽车减速或停车时，这种再生制动过程...[详细]

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多