IDT82V3155PVG,IDT82V3155PVG pdf中文资料,IDT82V3155PVG引脚图,IDT82V3155PVG电路-Datasheet-电子工程世界

Datasheet> 器件分类 > IDT82V3155PVG

文档预览

IDT82V3155PVG: 产品描述ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS; 文件大小393KB，共30页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档选型对比全文预览

IDT82V3155PVG概述

ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

文档预览

下载PDF文档

全文
预览

ENHANCED T1/E1/OC3 WAN PLL

WITH DUAL REFERENCE INPUTS

FEATURES

• Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum

3, Stratum 4 Enhanced and Stratum 4 clock, OC-3 port and

155.52 Mbit/s application

• Supports ITU-T G.813 Option 1 clocks

• Supports ITU-T G.812 Type IV clocks

• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing

for E1 interface

• Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or

19.44 MHz

• Accepts two independent reference inputs which may have

same or different nominal frequencies applied to them

• Provides C1.5o,

C3o,

C2o,

C4o,

C6o, C8o,

C16o,

C19o,

C32o

and

C155 output clock signals

• Provides 7 types of 8 kHz framing pulses:

F0o,

F8o,

F16o,

F19o,

F32o,

RSP and TSP

IDT82V3155

• Provides a C2/C1.5 output clock signal with the frequency

controlled by the selected reference input Fref0 or Fref1

• Holdover frequency accuracy of 0.025 ppm

• Phase slope of 5 ns per 125 µs

• Attenuates wander from 2.1 Hz

• Fast lock mode

• Provides Time Interval Error (TIE) correction

• MTIE of 600 ns

• JTAG boundary scan

• Holdover status indication

• Freerun status indication

• Normal status indication

• Lock status indication

• Input reference quality indication

• 3.3 V operation with 5 V tolerant I/O

• Package available: 56-pin SSOP (Green option available)

FUNCTIONAL BLOCK DIAGRAM

TDO

TDI

OSCi

TCLR

RST

C2/C1.5

TCK

TMS

TRST

Fref0

Fref1

IN_sel

FLOCK

DPLL

JTAG

OSC

C32o

C19o

C155POS

C155NEG

TIE Control

Block

Virtual

Reference

Reference Input

Switch

C16o

C8o

C4o

C2o

C3o

C1.5o

C6o

F0o

F8o

F16o

F19o

F32o

RSP

TSP

LOCK

Frequency

Select Circuit 0

MON_out0

Reference Input

Monitor 0

Reference Input

Monitor 1

Feedback Signal

MON_out1

Invalid Input

Signal Detection

F0_sel0

F0_sel1

State Control Circuit

Frequency

Select Circuit 1

F1_sel0

F1_sel1

TIE_en MODE_sel1 MODE_sel0 Normal Holdover Freerun

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

2004

Integrated Device Technology, Inc.

NOVEMBER 18, 2004

DSC-6244/2

IDT82V3155 ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

INDUSTRIAL TEMPERATURE

LIST OF FIGURES

Figure - 1

Figure - 2

Figure - 3

Figure - 4

Figure - 5

Figure - 6

Figure - 7

Figure - 8

Figure - 9

Figure - 10

Figure - 11

Figure - 12

Figure - 13

Figure - 14

IDT82V3155 SSOP56 Package Pin Assignment ................................................................................................................................ 2

State Control Circuit ............................................................................................................................................................................ 9

State Control Diagram......................................................................................................................................................................... 9

TIE Control Block Diagram................................................................................................................................................................ 11

Reference Switch with TIE Control Block Enabled............................................................................................................................ 12

Reference Switch with TIE Control Block Disabled........................................................................................................................... 12

DPLL Block Diagram ......................................................................................................................................................................... 13

Clock Oscillator Circuit ...................................................................................................................................................................... 14

Power-Up Reset Circuit..................................................................................................................................................................... 14

Timing Parameter Measurement Voltage Levels .............................................................................................................................. 25

Input to Output Timing (Normal Mode).............................................................................................................................................. 27

Output Timing 1................................................................................................................................................................................. 28

Output Timing 2................................................................................................................................................................................. 29

Input Control Setup and Hold Timing ................................................................................................................................................ 29

IDT82V3155 ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

INDUSTRIAL TEMPERATURE

TABLE OF CONTENTS

Pin Description...................................................................................................................................................................................................7

Functional Description ......................................................................................................................................................................................9

2.1 State Control Circuit ..................................................................................................................................................................................9

2.1.1 Normal Mode..............................................................................................................................................................................10

2.1.2 Fast Lock Mode..........................................................................................................................................................................10

2.1.3 Holdover Mode ...........................................................................................................................................................................10

2.1.4 Freerun Mode.............................................................................................................................................................................10

2.2 Frequency Select Circuit .........................................................................................................................................................................10

2.3 Reference Input Switch ...........................................................................................................................................................................11

2.4 Reference Input Monitor ..........................................................................................................................................................................11

2.5 Invalid Input Signal Detection ..................................................................................................................................................................11

2.6 TIE Control Block.....................................................................................................................................................................................11

2.7 DPLL Block..............................................................................................................................................................................................12

2.7.1 Phase Detector (PHD)................................................................................................................................................................12

2.7.2 Limiter.........................................................................................................................................................................................13

2.7.3 Loop Filter ..................................................................................................................................................................................13

2.7.4 Fraction Block.............................................................................................................................................................................13

2.7.5 Digital Control Oscillator (DCO)..................................................................................................................................................13

2.7.6 Lock Indicator .............................................................................................................................................................................14

2.7.7 Output Interface..........................................................................................................................................................................14

2.8 OSC.........................................................................................................................................................................................................14

2.8.1 Clock Oscillator ..........................................................................................................................................................................14

2.9 JTAG .......................................................................................................................................................................................................14

2.10 Reset Circuit ............................................................................................................................................................................................14

Measures of Performance ...............................................................................................................................................................................15

3.1 Intrinsic Jitter ...........................................................................................................................................................................................15

3.2 Jitter Tolerance........................................................................................................................................................................................15

3.3 Jitter Transfer ..........................................................................................................................................................................................15

3.4 Frequency Accuracy................................................................................................................................................................................15

3.5 Holdover Accuracy ..................................................................................................................................................................................15

3.6 Capture Range ........................................................................................................................................................................................15

3.7 Lock Range .............................................................................................................................................................................................15

3.8 Phase Slope ............................................................................................................................................................................................15

3.9 Time Interval Error (TIE)..........................................................................................................................................................................15

3.10 Maximum Time Interval Error (MTIE) ......................................................................................................................................................15

3.11 Phase Continuity .....................................................................................................................................................................................16

3.12 Phase Lock Time.....................................................................................................................................................................................16

Absolute Maximum Ratings ............................................................................................................................................................................17

Recommended DC Operating Conditions .....................................................................................................................................................17

DC Electrical Characteristics ..........................................................................................................................................................................17

6.1 Single End Input/Output Port...................................................................................................................................................................17

6.2 Differential Output Port (LVDS) ...............................................................................................................................................................18

AC Electrical Characteristics .........................................................................................................................................................................19

7.1 Performance ............................................................................................................................................................................................19

7.2 Intrinsic Jitter Unfiltered ...........................................................................................................................................................................20

7.3 C1.5o (1.544 MHz) Intrinsic Jitter Filtered ...............................................................................................................................................20

7.4 C2o (2.048 MHz) Intrinsic Jitter Filtered ..................................................................................................................................................20

7.5 C19o (19.44 MHz) Intrinsic Jitter Filtered ................................................................................................................................................20

7.6 C155 (155.52 MHz) Intrinsic Jitter Filtered ..............................................................................................................................................21

7.7 8 kHz Input to 8 kHz Output Jitter Transfer .............................................................................................................................................21

7.8 1.544 MHz Input to 1.544 MHz Output Jitter Transfer.............................................................................................................................21

7.9 2.048 MHz Input to 2.048 MHz Output Jitter Transfer.............................................................................................................................22

IDT82V3155PVG相似产品对比

	IDT82V3155PVG	IDT82V3155	IDT82V3155PV
描述	ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS	ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS	ENHANCED T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS

IDT82V3155PVG

IDT82V3155PVG概述

文档预览

IDT82V3155PVG相似产品对比

推荐资源