IDT72P51749L6BBI8,IDT72P51749L6BBI8 pdf中文资料,IDT72P51749L6BBI8引脚图,IDT72P51749L6BBI8电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 其他集成电路（IC）> IDT72P51749L6BBI8

文档预览

IDT72P51749L6BBI8: 产品描述IC flow ctrl 36bit 256-bga; 产品类别半导体其他集成电路（IC）; 文件大小795KB，共87页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档全文预览

IDT72P51749L6BBI8概述

IC flow ctrl 36bit 256-bga

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION

1,179,648 bits

2,359,296 bits

4,718,592 bits

ADVANCE INFORMATION

IDT72P51749

IDT72P51759

IDT72P51769

FEATURES

•

Choose from among the following memory density options:

IDT72P51749



Total Available Memory = 1,179,648 bits

IDT72P51759



Total Available Memory = 2,359,296 bits

IDT72P51769



Total Available Memory = 4,718,592 bits

Configurable from 1 to 128 Queues

Default configuration of 128 or 64 symmetrical queues

Default multi-queue device configurations

– IDT72P51749: 256 x 36 x 128Q

– IDT72P51759: 512 x 36 x 128Q

– IDT72P51769: 1,024 x 36 x 128Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

•

User Selectable Bus Matching Options:

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q127

RADEN

ESTR

RDADD

WRITE CONTROL

Q126

REN

RCLK

RCS

Q125

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6714 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2004

SEPTEMBER 2004

DSC-6714/-

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592 bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed description .................................................................................................................................................................................................... 8

Pin descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag description ......................................................................................................................................................................................................... 42

PAFn

Flag Bus Operation .................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

SEPTEMBER 27, 2004

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592

bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming (2 Device Expansion) ................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select, Mark and Rewrite .......................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select, Mark and Reread (IDT mode) ...................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and

Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

SEPTEMBER 27, 2004

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592 bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

SEPTEMBER 27, 2004

推荐资源

AC－DC医疗电源应用: 医疗设备产业是关系到人类生命健康的新兴产业，近十余年来，在世界发达国家一直保持着很高的市场年增长率，因而被誉为朝阳产业。随着医疗水平的提高，越来越多先进的医疗设备广泛运用在了各种医 ......; 8023jiayun 电源技术

中文域名相关知识: 1什么是中文域名？中文域名是含有中文的新一代域名，同英文域名一样，是互联网上的门牌号码。中文域名在技术上符合2003年3月份IETF发布的多语种域名国际标准(RFC3454、RFC3490、RFC3491、RFC ......; liudong2008lldd 无线连接

Linux 4.0 发布——我是一只羊: http://img.linux.net.cn/data/attachment/album/201504/13/225922hlubukzpd9n7k1ab.jpg 日期： 2015/4/12 15:41:30 周日 -0700 主题： Linux 4.0 发布来自：我是一只羊那么，我决定按照 ......; chenzhufly Linux开发

eVC or VC 如何调用tablet PC 手写输入?难: 有一款华硕的平板PC， tabletPC 自带了一手写输入，如何在程序中进行调用？谢谢。。手写输入有像其他文件那样的*.IME文件吗？谢谢!...; cocalli 嵌入式系统

RGB565: 大佬们谁有RGB565像素直接绘图的小软件啊最近在弄摄像头先看看采集到的RGB565像素对不对想验证一下 ...; zhuzd FPGA/CPLD

Altium Designer 17.0.6 百度网盘下载http://pan.baidu.com/s/1pL2dQ7D: g6kkaltium designer 2017是款强大的电子产品研发软件。altium designer 2017可以帮助各位设计师提升工作效率、减缓设计压力，成功应对越来越复杂的电子设计，新版本将进一步推动实现我们的目标 ......; u724206583 PCB设计

STM32学习笔记之中断应用概览--以f103为例

　　异常类型　　F103 在内核水平上搭载了一个异常响应系统，支持为数众多的系统异常和外部中断。其中系统异常有8 个(如果把Reset 和HardFault 也算上的话就是10 个)，外部中断有60个。除了个别异常的优先级被定死外，其它异常的优先级都是可编程的。有关具体的系统异常和外部中断可在标准库文件stm32f10x.h 这个头文件查询到，在IRQn_Type 这个结构体里面包含了F10...[详细]
基于FPGA的便携式逻辑分析仪设计

Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[详细]
LED损坏原因及延长寿命方法讨论

　　白光LED属于电压敏感型的器件，在实际工作中是以20mA的电流为上限，但往往会由于在使用中的各种原因而造成电流增大，如果不采取保护措施，这种增大的电流超过一定的时间和幅度后LED就会损坏。　　造成LED损坏的原因主要有：　　①供电电压的突然升高。　　②线路中某个组件或印制线条或其他导线的短路而形成LED供电通路的局部短路，使这个地方的电压增高。　　③某个LED因为自身的质量原因损...[详细]
智驭未来出行，臻测安全新境：罗德与施瓦茨亮相汽车测试盛会ATE 2025

8月27日，汽车测试及质量监控博览会(以下简称“ATE 2025”)即将拉开帷幕。罗德与施瓦茨（以下简称“R&S”）在本次展会上，围绕“智驭未来出行，臻测安全新境”主题，展示汽车测试相关六大解决方案，覆盖车外通信、车内网络、车外感知、以及整车验证等全测试场景。R&S旨在通过前沿、精准且高度可靠的测试解决方案，为智能网联汽车从研发到量产的每一环节提供强大的技术支撑，助力客户克服新技术挑战、提升安全...[详细]
stm32与BQ4050通讯

最近在做一个关于电池管理的项目，用到了TI公司的BQ4050，这个IC是专门对电池进行管理、保护和数据采集的，在TI配套的上位机中可以对这个芯片进行配置，具体的配置方法还有各种寄存器的意义可以参照手册，实际上我对怎么配置这个IC也不怎么明白，基本上是按照默认配置来的。不过因为项目中我们用到四串的电池，所以必须配置为4串，不然第四个电池就不能获取到电压。具体的寄存器描述如图：接下来，我们...[详细]
应用案例 | 当机械臂抓取物料时，如何精准拿捏尺度？

随着工业自动化行业的不断发展，可以看到越来越多的智能设备采用灵活、高效、精准的机械臂完成定位抓取、组装等。最常见的是使用机器视觉应用，机器视觉将目标物体的图像信息通过光学设备和传感器获取后，将其转化为数字化信息（坐标位置和角度），并依据控制单元指导，使机器可以有效地执行任务。但这次的任务中，我们选择了更经济的激光位移测距方案来实现机械臂的定位抓取，本期小明就来分享一下具体的应用情况~...[详细]
纯正弦波逆变器的特点和功能

纯正弦波逆变器的输出波形好，失真度很低，且其输出波形与市电电网的交流电波形基本一致，实际上优良的纯正弦波逆变器提供的交流电比电网的质量更高。纯正弦波逆变器对收音机和通讯设备及精密设备的干扰小，噪声低，负载适应能力强，能满足所有交流负载的应用，而且整机效率较高。纯正弦波逆变器输出的是同我们日常使用的电网一样甚至更好的正弦波交流电，不存在电网中的电磁污染，简单来说就是运用范围广，负载能力强，稳...[详细]
四步流程助力IT赋能企业出海

受到新市场准入等业务机会和“一带一路”等政府倡议的推动，出海成为中国企业的重要趋势。目前，中国首席信息官（CIO）在为企业出海进行IT准备时，往往将IT视为和国内业务站点设定类似的被动支持角色，主要关注技术和服务的就绪情况，如为目标地区选择云提供商和部署企业资源规划（ERP）（实例），而非主动寻求业务赋能。然而，首席执行官（CEO）和业务领导者希望IT在本轮出海浪潮中发挥战略合作伙伴的作用，不仅...[详细]
电源架构设计智能化革命：ADI三驾马车如何重塑开发范式

在电子系统功耗管理日益复杂的背景下，电源架构设计正经历从经验驱动到工具赋能的范式转移。全球模拟半导体巨头 ADI 公司推出的LT工具链（LTspice/LTpowerCAD/LTpowerPlanner），构建了覆盖电路仿真、参数优化到系统规划的全流程解决方案。这套工具链正在改变工程师设计电源系统的基本逻辑，将传统耗时数周的设计周期压缩至小时级精度迭代。一、设计工具进化史：从手工...[详细]
装甲级防护！NXP S32K3安全调试技术解密，汽车电子的生命线守卫战

汽车电子系统正面临功能安全与信息安全双重风暴。 NXP S32K3 系列MCU通过硬件安全引擎(HSE) 与生命周期单向锁构建的深度防护体系，将调试接口安全等级提升至军工级别。该技术已在IAR Embedded Workbench for Arm平台实现全链路落地，为车载控制器筑起开发-部署-运维全周期安全防线。一、不可逆生命周期间：调试权限的时空结界 S32K3 ...[详细]
使用电机灌封胶的注意事项有哪些？

电机灌封胶是一种高性能的封装密封材料，广泛应用于电机的封装和绝缘。在对电机封装保护过程中，灌封胶是必不可少的材料，其理想的防潮防水和耐高温、耐化学腐蚀的特性，使得电机在运行过程中更加稳定和可靠。 1. 电机灌封胶的特点是粘结性强，硬度高，抗氧化性能好，且可以在高温、高湿、高压等苛刻的环境下使用。其主要材料是环氧树脂和硬化剂，可以根据不同的工艺要求进行定制，以满足各种不同的应用需求。 2. 在...[详细]
电动汽车的动力电池使用寿命跟充电次数有关吗

动力电池对于车辆来说是非常重要的一个部件，关乎车辆的使用寿命，车辆的用车续航里程等，根据国家规定，电动汽车动力电池容量衰减到新电池状态的80%以下，可视作动力电池使用寿命的终结。对于动力电池的使用寿命来说，是按照充电次数来的吗？电池的寿命是按照电池的的充放电循环次数，而这个次数是按照电池的续航来决定的，对于电池的寿命来说，动力锂离子电池寿命可达2000次循环，根据锂电的寿命来说，一般为个5...[详细]
TI NFC产品在智能电视中的应用

摘要 NFC 近场通信(Near Field Communication)是一种短距离的高频无线通信技术，允许电子设备之间进行非接触点对点数据传输 (在十厘米内) 交换数据。这个技术由射频识别技术(RFID)演变而来，且向下兼容RFID.通过在智能电视应用NFC 技术，便于智能手机等设备和电视机实现快速配对，分享内容。也可以实现带NFC 功能遥控器与NFC 电视的轻松配对，镜像模式在几秒内就能激...[详细]
锂电芯对于电动汽车的动力电池而言有多么重要

电动汽车的发展势不可挡，越来越多的人选择新能源汽车，国家带给的补贴，资源紧张，新能源汽车的优势有很多，所以人们的选择也是理所当然的，电动汽车里面比较重要的就是电池了，今天小编就要给你们介绍的就是有关锂电池的知识，最近看见这样的问题为什么锂电芯的一致性对于电动汽车电池这么重要，一起来跟小编看看吧。为什么锂电芯的一致性对于电动汽车电池这么重要：串联。 1、放电：容量不同的电池，放电时，总会有一...[详细]
基于GD32F103VCT6的四轴飞行器整体方案及试飞效果

前言最近几年四轴飞行器的市场慢慢火起来了，大家也都或多或少地从各个方面接触到了四轴，在市场上，大家了解最多的估计就是以四轴飞行器为载体的航拍应用了。本系列的主要目的就是提供一个四轴飞行器基本方案设计，使用的是Gigadevice(兆易创新)公司的MCU：GD32F103VCT6这颗芯片，GD32系列MCU的高性能处理能力提高了代码执行效率，从而使算法的控制更快速有效，加上明显的...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多