IDT72P51549L6BBI,IDT72P51549L6BBI pdf中文资料,IDT72P51549L6BBI引脚图,IDT72P51549L6BBI电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 其他集成电路（IC）> IDT72P51549L6BBI

文档预览

IDT72P51549L6BBI: 产品描述IC flow ctrl 36bit 256-bga; 产品类别半导体其他集成电路（IC）; 文件大小795KB，共87页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档全文预览

IDT72P51549L6BBI概述

IC flow ctrl 36bit 256-bga

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51539

IDT72P51549

IDT72P51559

IDT72P51569

FEATURES

•

Choose from among the following memory density options:

IDT72P51539

⎯

Total Available Memory = 589,824 bits

IDT72P51549

⎯

Total Available Memory = 1,179,648 bits

IDT72P51559

⎯

Total Available Memory = 2,359,296 bits

IDT72P51569

⎯

Total Available Memory = 4,718,592 bits

Configurable from 1 to 32 Queues

Default configuration of 32 or 16 symmetrical queues

Default multi-queue device configurations

– IDT72P51539: 512 x 36 x 32Q

– IDT72P51549: 1,024 x 36 x 32Q

– IDT72P51559: 2,048 x 36 x 32Q

– IDT72P51569: 4,096 x 36 x 32Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

•

User Selectable Bus Matching Options:

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q31

RADEN

ESTR

RDADD

WRITE CONTROL

WRITE FLAGS

Q30

REN

RCLK

RCS

Q29

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

FF/IR

PAF

PAFn

PRn

6715 drw01

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

FEBRUARY 2009

DSC-6715/4

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

FEBRUARY 13, 2009

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

FEBRUARY 13, 2009

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

FEBRUARY 13, 2009

推荐资源

如何将BYTE转化为HBITMAP: 已经给出了BYTE类型的数组（是位图数据），而现在函数接口接受的是HBITMAP型的参数，所以要将BYTE类型的数组转化为HBITMAP，不知道如何转换？补充：WinCE平台C++语言开发...; wenf 嵌入式系统

提醒下大家ez430无线运动手表27日14:00开拍: 活动的具体内容详见：https://bbs.eeworld.com.cn/thread-325762-1-1.html 想入手的明天中午准备好了，具体规则大家看看上面的那个链接，我是坐等开拍，想要这个已经很久了:lol。本帖最后由 ......; wstt 微控制器 MCU

嵌入式4412开发板学习之win8下基础软件的安装和学习: 基于迅为4412开发板：http://bbs.elecfans.com/data/attachment/forum/201705/23/154148yjdjqlkdfqfrmq7l.jpg.thumb.jpg一、超级终端的安装和使用1 关闭 win8 的自动更新如果用户使用的 PC 机没 ......; 秋天的落叶1 嵌入式系统

【LPC8N04测评】之开箱测评: 本帖最后由 wgsxsm 于 2018-6-7 00:29 编辑拿到开发板有两三天了，每天也都是晚上来抽空熟悉这个板子。因为工作上的原因项目中准备用到NFC功能但后来放弃了，才对NFC有所接触。感叹其方便好 ......; wgsxsm NXP MCU

了解一下DSP芯片特点与分类: 根据数字信号处理的要求，DSP芯片一般具有如下的一些主要特点：　　（1）在一个指令周期内可完成一次乘法和一次加法。　　（2）程序和数据空间分开，可以同时访问指令和数据。　　（3 ......; Jacktang DSP 与 ARM 处理器

【藏书阁】现代逆变技术及其应用: 39423 39424...; wzt 电源技术

关于STM32空闲中断

在使用串口接受字符串时，可以使用空闲中断（IDLEIE置1，即可使能空闲中断），这样在接收完一个字符串，进入空闲状态时（IDLE置1）便会激发一个空闲中断。在中断处理函数，我们可以解析这个字符串。需要注意的是，IDLE标志位需要软件清零，否则由于会不断进入中断，而使正常程序无法运行。当再次收到数据时（即RXNE再次置1），等到空闲便会重新进入中断。在STM32F4中，IDLE标志位清零的...[详细]
使用VS Code进行STM32单片机开发（创建工程、编译、调试）

官方STM32 for VS Code Extension 一、环境搭建 1．下载软件（1）VS Code V1.78.2 https://code.visualstudio.com （2）STM32CubeMX V1.12.1 https://www.st.com/en/development-tools/stm32cubemx.html （3）STM32CubeCLT V1.12.1 ...[详细]
电动汽车系统中发动机与变速箱的联系

想要理解汽车发动机为什么需要变速箱，首先要理解不同类型的发动机有什么特点。发动机指能够将一种能量形态转化为动能的机器，是一种笼统的概念性定义，并不特指某一种动力元。能定义为发动机的机器有：外燃式发动机、内燃式发动机、涡扇发动机、蒸汽轮机以及电动机等，其中内燃式发动机则是一般理解的发动机，是燃油动力汽车使用的动力元。普通家用汽车使用的内燃机为汽油动力发动机，这种机器的运行步骤为：进气喷油、压缩蒸发...[详细]
下雨天驾驶纯电动汽车会出现漏电现象吗

近几年国家对电动车的扶持力度越来越大，电动汽车也越来越多了。细心的小伙伴们会发现：大街小巷中多了许多绿色的牌照，而且绿色牌照的汽车在城市中还有着“不限行”等诸多便利。但是这也引发了许多安全的问题，引起很多人的担忧。有的人甚至担心在雨天行驶漏电，开着电动车不敢淌水，这些缺乏常识的问题。经过小编查阅资料，且多方取证，发现这些担忧都是过于“杞人忧天”了。在我国北方由于气候相对干燥，而且一般下雨也...[详细]
STM32单片机的学习方法（方法大体适用所有开发版入门）

1，一款实用的开发板。这个是实验的基础，有时候软件仿真通过了，在板上并不一定能跑起来，而且有个开发板在手，什么东西都可以直观的看到，效果不是仿真能比的。但开发板不宜多，多了的话连自己都不知道该学哪个了，觉得这个也还可以，那个也不错，那就这个学半天，那个学半天，结果学个四不像。倒不如从一而终，学完一个在学另外一个。 2，两本参考资料，即《STM32 参考手册》和《Cortex-M3 权威指南》。...[详细]
stm32内部Flash的读写操作

stm32的产品都有内置Flash，而且不同系列的产品其内置Flash的大小不尽相同，结构上也有差异，本文将对stm32f07x，stm32f10x，stm32f40x的内置Flash结构，以及如何进行读写操作做一个介绍。一、特性与构成 1.stm32f07x系列 2、stm32f10x系列　　　　　　　　　　3、stm32f40x系列　...[详细]
一种BLDC电机驱动的洗衣机控制器设计方案

　　引言　　随着“节能减排”成了国家经济发展“十一五”规划纲要的指标，人们在绿色环保方面的意识也逐渐增加。对已经普及的洗衣机来说，洗衣机的能耗和洗净率指标要求越来越高，所以现阶段洗衣机技术主要强调的是变频节能、低噪声和高洗净。尤其在高端洗衣机功能中，除了突出有触摸按键的人机界面或带除菌技术的健康洗之外，主要就体现在变频控制整机性能的提升。同时，从上世纪70年代电容启动式的单相异步电机控制技术...[详细]
一种新型的电气火灾监控报警系统应用探讨

引言　　据《中国火灾统计年鉴》显示，近十年的火灾事故中，电气火灾所占比例在30%以上，且呈逐年上升的趋势，已成为火灾的主要致灾因素，引起巨大的人财物损失。电气火灾产生的主要原因有短路、过载、接触电阻过大、静电等，其中接地性电弧短路是最危险也多发的电气火灾成因，主要是由于故障点接触不良，未被熔融而迸发出电或者电火花。而且发生电弧性短路的故障点阻抗较大，它的短路电流并不大(略大于300mA的电流...[详细]
为什么旧风扇要拨一下才转起来

　　炎炎夏日，电风扇是老百姓家里降温祛暑的必备良品，不过，相信多数人都遇到过这种情况，电风扇接通了电源，按下开关，风叶竟然不动?换几档都不行!但只要拨一下风扇叶片，马上就转起来了。这是怎么回事呢? 　　一般家用电风扇都是单相交流220V供电，所用的电机为单相异步电机，这种电机具有结构简单，成本低廉、运行等一系列的有点，所以广泛应用于如电风扇、洗衣机、电冰箱、空调等家电中。那么单相电机的运行...[详细]
汽车电机技术以后可以往哪里发展

永磁体是大量家用和工业设备的重要组件。它们在可再生能源领域尤其重要，包括电动汽车电动机。目前，这些磁铁基于稀土元素钕和镝，在用于电动汽车电机设计中越来越贵。欧盟已开始致力于消除或大大减少对永磁体中重稀土的需求。他们正在研究一些新的微结构工程策略，这将大大改善纯轻稀土元素磁体的性能。目前，用于电动汽车的高功率密度电机主要依靠稀土基永磁电机。随着成本的不断提高，稀土磁性材料的限制和稀缺，行业开...[详细]
汽车电子的关键是什么

车辆采用的电子系统IC复杂性逐渐提高，希望借由执行人工智能（AI）算法控制自驾功能，同时也需满足《道路车辆功能安全ISO 26262》标准（以下简称《ISO 26262》）要求。因此，IC设计公司也正快速采用完整性的测试解决方案，以便达到相关标准要求。确保车辆电子能稳定的作法之一就是在功能运转期间执行定期测试，也就是在逻辑与存储器利用内建自我测试（Built-in Self Test;BI...[详细]
逆变器换向分类技巧，通过设备获得

根据换向技术，可控硅整流器主要分为两种主要类型。线路换向和强制换向逆变器被普遍使用，而其他换向逆变器，即辅助换向逆变器和互补换向逆变器不被普遍使用。这里简要讨论两种主要类型。逆变器换向分类方法 1.线路换向在这些类型的逆变器中，交流电路的线电压可以通过设备获得;当电流通过时，这个装置就关闭了教员公用室体验零特性。这种换向过程被称为线换向，而根据这种原理工作的逆变器被称为线换向逆变器。...[详细]
7年后回看自动驾驶：我们当初的预测对错几何？

我的职业生涯始终与半导体行业紧密相连，从产品管理到内容营销，我曾在多个岗位上做过无数预测与展望。无论是产品需求预测，还是新兴技术趋势研判，我都有过精准命中，也不乏误判失手。最近，我重读了自己在2018年5月撰写的“自动驾驶汽车是如何工作的？”一文。时至今日，这篇文章仍是美光阅读量最高的文章之一。在自动驾驶和汽车解决方案备受关注的今天，让我们看看这篇文章的独到之处。当时看来，这不过是篇寻常...[详细]
单片机脚本语言-移植lua到stm32-MDK

Lua简单介绍 Lua 是一个小巧的脚本语言。作者是巴西人。该语言的设计目的是为了嵌入应用程序中，从而为应用程序提供灵活的扩展和定制功能。 Lua脚本能够非常easy的被C/C++ 代码调用，也能够反过来调用C/C++的函数，这使得Lua在应用程序中能够被广泛应用。不只作为扩展脚本，也能够作为普通的配置文件，取代XML,Ini等文件格式，而且更easy理解和维护。 Lua的目标是成为一个非常...[详细]
什么电机可以用可控硅调速？

可以使用可控硅调速的电机非常之多，各种行业基本都可用到。各种类比如：风机、风扇、水泵、交流电机、直流电机、力矩电机、单相、三相、高压、低压都可以用到。唯一不同的是，各种场合要求不一样，其控制也千差万别。上海沐天机电设备有限公司是一家专业生产可控硅直流调速，可控硅力矩电机控制器的公司，公司产品全面，种类繁多，单可控硅调速器的产品就有以下几类： 1.单相直流电机调速：ZKS-0.3KW/D...[详细]

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多