IDT72P51549L5BB8,IDT72P51549L5BB8 pdf中文资料,IDT72P51549L5BB8引脚图,IDT72P51549L5BB8电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 其他集成电路（IC）> IDT72P51549L5BB8

文档预览

IDT72P51549L5BB8: 产品描述IC flow ctrl 36bit 256-bga; 产品类别半导体其他集成电路（IC）; 文件大小795KB，共87页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档全文预览

IDT72P51549L5BB8概述

IC flow ctrl 36bit 256-bga

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51539

IDT72P51549

IDT72P51559

IDT72P51569

FEATURES

•

Choose from among the following memory density options:

IDT72P51539

⎯

Total Available Memory = 589,824 bits

IDT72P51549

⎯

Total Available Memory = 1,179,648 bits

IDT72P51559

⎯

Total Available Memory = 2,359,296 bits

IDT72P51569

⎯

Total Available Memory = 4,718,592 bits

Configurable from 1 to 32 Queues

Default configuration of 32 or 16 symmetrical queues

Default multi-queue device configurations

– IDT72P51539: 512 x 36 x 32Q

– IDT72P51549: 1,024 x 36 x 32Q

– IDT72P51559: 2,048 x 36 x 32Q

– IDT72P51569: 4,096 x 36 x 32Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

•

User Selectable Bus Matching Options:

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q31

RADEN

ESTR

RDADD

WRITE CONTROL

WRITE FLAGS

Q30

REN

RCLK

RCS

Q29

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

FF/IR

PAF

PAFn

PRn

6715 drw01

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

FEBRUARY 2009

DSC-6715/4

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

FEBRUARY 13, 2009

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

FEBRUARY 13, 2009

IDT72P51539/72P51549/72P51559/72P51569 1.8V, MQ FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

FEBRUARY 13, 2009

推荐资源

【GD32E503评测】一个月测试总结: GD32因测试而相识。GD32E503V-EVAL开发板，核心芯片GD32E503VET6（以下简称GD32E5）。GD32E5属于国内开发的芯片，架构比较新，平台高，毕竟站在前人肩膀上，性能会有所提升。测试进行了一个多月 ......; superstar_gu 国产芯片交流

反汇编指令的样式与教材对不上？: 我的程序，x=x+1; //x是一个float看反汇编代码：008037 E2AF MOV32 R0H, *-SP, UNCF 008039 E88F ADDF32 R0H, #0x3f80, R0H 00803B 7700 NOP 00803C E203 MOV32 *- ......; zhanghua 微控制器 MCU

微波放大器增益与噪声关系的分析方法: 提出了一种在微波宽带低噪声放大器设计中,放大器增益性能与噪声性能之间关系的解析表达式,对其解析解进行了详尽的讨论,大大简化了传统的设计过程,并对微波低噪声HEMT器件JS8905-AS的性能进行了 ......; JasonYoo 模拟电子

嵌入式平台选择：树莓派 or BeagleBone Black（BBB）: 本文由极客范 - 小道空空翻译自 Michael Leonard。欢迎加入极客翻译小组，同我们一道翻译与分享。转载请参见文章末尾处的要求。 http://www.geekfan.net/wp-content/uploads/20231670456e1 ......; qinkaiabc DSP 与 ARM 处理器

【再见2021，你好2022】自已升级当爹了: 2021最大的收获那肯定是自已升级当爹了，虽然一天带娃又苦又累，分不清白天黑夜，但有个可爱的小宝宝比什么都来得开心快乐啊，，工作虽然没多大起色，但生活却带来了无穷的快乐，希望在2022年里 ......; 勇歌灯饰聊聊、笑笑、闹闹

大宝宝睡觉助手-未完成: 作品名称大宝宝睡觉助手作者：lbbook 一、项目背景为了方便照顾，婴儿一般都是和父母睡在一个房间。待婴儿长大，就需要单独睡一个房间了。这个时候肯定存在各种不适应的状态。比 ......; lbbook ST MEMS传感器创意设计大赛专区

同功率的电动汽车与燃油车相比谁的表现更好

同功率的电动机与内燃机，其扭矩大小是接近的。动力强需要高扭矩的支持，扭矩大小决定了一辆车加速快慢，也就是俗说的劲头大小。但是有时候同功率的电动机其扭矩并不会比内燃机高。例如比亚迪秦pro采用的电动机功率为110kw、最大扭矩为250Nm，而比亚迪秦pro采用的1.5T发动机，其最大功率为113kw，最大扭矩240牛米，可以说同功率的电机发动机扭矩也是接近的。又如大众1.4T发动机，最大功率...[详细]
车规芯片掀 “中国速度”，ST未来三年将推70款车规MCU

“目前，针对EMB线控制动的专用芯片，我们成功推出第一版产品。第二代样品也已顺利成型，现阶段正积极规划第三代高度集成的解决方案，期望在实现成本优化的同时，进一步提升其安全性。”日前，意法半导体（ST）在上海扩建升级的新能源汽车创新中心正式向媒体开放的当日，ST中国区汽车电子&上海新能源汽车创新中心应用总监姜炯迪向盖世汽车透露道。而这，亦不过是ST面向中国新能源汽车创新的众多...[详细]
高精度电流传感器如何实现电压信号输出

随着科学技术的发展以及绿色节约循环发展方针的推进，精确控制，精准测量的需求越来越多。在电力行业，电流电压检测的技术要求越来越严格，精度要求越来越高，航智高精度电流传感器、电压传感器应运而生。航智传感器是基于磁通门技术的闭环传感器，具有高稳定度(温漂低、长期稳定性好)、高精度（可达10ppm）、高线性( 1ppm)等特点，可满足客户各种严苛需求，广泛应用于需要高精度测量电流电压的功率分析、高稳定电...[详细]
人脸识别是如何实现的?

　人脸识别，一种基于人的脸部特征信息进行身份认证的生物特征识别技术。近年来，随着欧美发达国家人脸识别技术开始进入实用阶段后，人脸识别迅速成为近年来全球的一个市场热点。　　人脸识别技术包含三个部分：　　1.人脸检测　　面貌检测是指在动态的场景与复杂的背景中判断是否存在面像，并分离出这种面像。一般有下列几种方法：　　①参考模板法　　首先设计一个或数个标准人脸的模板，然后计算测试采集的样...[详细]
中国研究人员取得电池突破或将改变电动汽车的性能和续航里程

锂电池是电动汽车的关键部件，其高能量密度使其能够在相对紧凑、轻巧的封装中存储大量能量。这对于实现单次充电后的长续航里程至关重要。图片来源：《Nature》期刊据外媒报道，中国研究人员宣布在锂电池技术上取得重大突破，使特斯拉最先进电池的能量密度（电池相对于其尺寸和重量所能存储的能量）翻了一番。目前，特斯拉最好的电池能量密度约为每公斤300瓦时，而天津大学研究人员研发的电池能量...[详细]
是德科技第三季度业绩亮眼，多领域增长强劲并上调全年展望

核心提要：是德科技（Keysight）第三季度业绩表现抢眼，营收与每股收益均超预期，订单量稳步增长。公司在人工智能（AI）、航空航天与国防、半导体等多个领域展现强劲发展势头，并基于此再次上调全年业绩展望，彰显出其在技术创新与市场拓展方面的卓越实力。第三季度业绩超预期，核心指标全面向好是德科技第三季度交出了一份令人瞩目的成绩单。该季度公司营收达 14 亿美元，同比增长 11%；每股收...[详细]
汽车传动轴的作用

　　当我们拿到一件陌生的物品，首先想知道的就是它到底是干什么的？传动轴、顾名思义传递动力的轴、它是将发动机输出的经过变速箱减速增扭后的动力传递到汽车驱动轮的传力介质、没有它靠什么来驱动车轮旋转呢、车轮不旋转车怎么跑呢？下面就和电动邦小编一起围观汽车传动轴的作用吧。　　汽车传动轴作为汽车传动系统中的传递动力的重要部件，它可以与变速箱、驱动桥一起将发动机的动力传递给车轮，使汽车产生驱动力。通常...[详细]
英飞凌无线BMS破局之战：无"线"可能何以重塑电车安全？

2025年全球新能源汽车保有量突破4500万辆之际，电池管理系统的效能边界面临重构。英飞凌推出的无线BMS 解决方案以三层通信装甲（Connected Mesh+PAwR+AFH）与车规级芯片矩阵（AURIX TC397/TLE9018DQK/CYW89829）为双引擎，在彻底取消物理线束的同时，实现ASIL-D功能安全认证的全局防护。这场去线化的技术革命，正在重构高压电池系统的安全范式。...[详细]
Arm Zena 计算子系统：为 AI 定义的时代打造可扩展自动驾驶技术之路

依托 Zena CSS 与 Arm 完整的合作伙伴生态，加速自动驾驶的落地进程。闭上双眼，想象你正坐上车准备去上班。车内温度和座舱设置早已根据你的习惯调整到位。上车后，汽车通过学习已经了解你的驾乘习惯，主动询问你现在是否再次前往办公室。尽管你的车目前还无法在你居住的繁忙城区实现无监督导航，但你可以双手离开方向盘，让汽车在拥堵路段自主行驶，而你只需留意路况即可。很快地，你的车就会提示你...[详细]
适用于运动控制应用的强大设计工具

消费电子、家电、工业和汽车市场对电机控制复杂解决方案的需求不断增加。根据应用的不同，使用多种电机类型;最常见的包括交流感应电机、永磁同步电机、无刷直流电机和开关磁阻电机等较新的设计。事实上，许多以前由恒速、电源供电感应电机主导的应用，现在需要复杂的变速控制。在某些应用中，例如压缩机、风扇和泵，立法和消费者对更高运行效率的需求推动了这种对复杂性的提高需求。在其他地方，过程控制、机器人和机床中的高性...[详细]
推动在智能制造中实现更高水平的灵活性、生产力和可持续性

智能运动控制在智能制造中的重要性智能运动控制是智能制造的核心构建模块，可实现高度灵活的高效制造。智能运动控制融合了精确反馈、先进感知、高性能控制和无缝连接技术，可提供确定性运动解决方案。利用PLC和制造执行系统(MES)运动洞察信息的无缝连接执行高级分析，以优化制造流程，及早识别潜在问题避免停产。使用智能运动控制的智能制造可以快速重新配置，以支持更敏捷和可扩展的制造，包括批量大小为1的生产。通...[详细]
伺服电机和步进电机的区别

伺服电机又称执行电机，在自动控制系统中，用作执行元件，把收到的电信号转换成电机轴上的角位移或角速度输出。伺服电机内部的转子是永磁铁，驱动器控制的U/V/W三相电形成电磁场，转子在此磁场的作用下转动，同时电机自带的编码器反馈信号给驱动器，驱动器根据反馈值与目标值进行比较，调整转子转动的角度。伺服电机的精度决定于编码器的精度（线数）也就是说伺服电机本身具备发出脉冲的功能，它每旋转一个角度，都会发出对...[详细]
使用电机灌封胶的注意事项有哪些？

电机灌封胶是一种高性能的封装密封材料，广泛应用于电机的封装和绝缘。在对电机封装保护过程中，灌封胶是必不可少的材料，其理想的防潮防水和耐高温、耐化学腐蚀的特性，使得电机在运行过程中更加稳定和可靠。 1. 电机灌封胶的特点是粘结性强，硬度高，抗氧化性能好，且可以在高温、高湿、高压等苛刻的环境下使用。其主要材料是环氧树脂和硬化剂，可以根据不同的工艺要求进行定制，以满足各种不同的应用需求。 2. 在...[详细]
关于新能源汽车在电池充电时的小常识

全球碳排放量一年年增加导致气温变暖，两极冰川熔化，所以解决环境问题刻不容缓。世界各国也在寻求更佳的解决方案，而主要碳排放是来自于汽车尾气，所以导致现在很多地方的空气质量下降，雾霾越来越多。目前最有效的方案就是解决尾气排放，能够基本实现零排放的是新能源汽车，这是燃油车的替代类型。现在有很多朋友都买了纯电或者是混动类型的电动汽车，那么我们今天就来看下纯电电动汽车要怎么样保养。电动汽车主要...[详细]
基于单片机的微量输液装置

引言　　随着电子技术的不断发展，医疗设备的不断更新，对医用药液的输注精度要求越来越高，很多药物对输注剂量有着严格的要求，且这部分药物无法通过生理盐水、葡萄糖等进行稀释，从而传统的人工针管输注无法保证剂量的准确性，而这部分药物由于药量较小，也不适合使用输液泵长时间输注。本装置是一款专门针对小剂量短时间输注而设计的产品，可用于直接药液输注、精确配药等，还可用于新药鉴定、药品药效分析等。本装置通过外...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多