电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

24AA02T/ST

产品描述IC eeprom 2kbit 400khz 8tssop
产品类别存储   
文件大小585KB,共32页
制造商Microchip(微芯科技)
官网地址https://www.microchip.com
标准  
下载文档 全文预览

24AA02T/ST概述

IC eeprom 2kbit 400khz 8tssop

文档预览

下载PDF文档
24AA02/24LC02B
2K I
2
C
Serial EEPROM
Device Selection Table
Part
Number
24AA02
24LC02B
Note 1:
V
CC
Range
1.7-5.5
2.5-5.5
Max. Clock
Frequency
400 kHz
(1)
400 kHz
Temp.
Ranges
I
I, E
Description:
The Microchip Technology Inc. 24AA02/24LC02B
(24XX02*) is a 2 Kbit Electrically Erasable PROM. The
device is organized as one block of 256 x 8-bit memory
with a 2-wire serial interface. Low-voltage design
permits operation down to 1.7V, with standby and
active currents of only 1
μA
and 1 mA, respectively.
The 24XX02 also has a page write capability for up to
8 bytes of data. The 24XX02 is available in the
standard 8-pin PDIP, surface mount SOIC, TSSOP, 2x3
DFN, 2x3 TDFN and MSOP packages and is also avail-
able in the 5-lead SOT-23 and SC-70 packages.
100 kHz for V
CC
<2.5V.
Features:
• Single Supply with Operation down to 1.7V for
24AA02 Devices, 2.5V for 24LC02B Devices
• Low-Power CMOS Technology:
- Read current 1 mA, max.
- Standby current 1
μA,
max. (I-temp)
• 2-Wire Serial Interface, I
2
C™ Compatible
• Schmitt Trigger inputs for Noise Suppression
• Output Slope Control to eliminate Ground Bounce
• 100 kHz and 400 kHz Clock Compatibility
• Page Write Time 3 ms, typical
• Self-Timed Erase/Write Cycle
• 8-Byte Page Write Buffer
• Hardware Write-Protect
• ESD Protection >4,000V
• More than 1 Million Erase/Write Cycles
• Data Retention >200 Years
• Factory Programming Available
• Packages include 8-lead PDIP, SOIC, TSSOP,
DFN, TDFN, MSOP, 5-lead SOT-23 and SC-70
• Pb-free and RoHS Compliant
• Temperature Ranges:
- Industrial (I): -40°C to +85°C
- Automotive (E): -40°C to +125°C
Package Types
PDIP, MSOP
A0
A1
A2
V
SS
1
2
3
4
8
7
6
5
SOT-23/SC-70
SCL
Vss
SDA
Note:
1
2
3
4
Vcc
5
WP
A0 1
A1 2
A2 3
V
SS
4
V
CC
WP
SCL
A0
A1
A2
SOIC, TSSOP
1
2
3
4
DFN/TDFN
8 V
CC
7 WP
6 SCL
5 SDA
8
7
6
5
V
CC
WP
SCL
SDA
SDA V
SS
Pins A0, A1 and A2 are not used by the 24XX02. (No
internal connections).
Block Diagram
WP
HV
Generator
I/O
Control
Logic
Memory
Control
Logic
XDEC
EEPROM
Array
Page
Latches
I/O
SCL
YDEC
SDA
V
CC
V
SS
Sense Amp.
R/W Control
©
2009 Microchip Technology Inc.
DS21709J-page 1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1385  2576  1472  416  2542  28  52  30  9  5 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved