Freescale Semiconductor
Technical Data
Document Number: MC33793
Rev 15.0, 2/2014
Distributed System Interface (DSI)
Sensor Interface
The 33793 is a slave Distributed System Interface (DSI) device that is
optimized as a sensor interface. The device contains circuits to power
sensors such as accelerometers and to digitize the analog level from the
sensor. The device is controlled by commands over the DSI bus and
returns measured data over the bus. This device is powered using
SMARTMOS technology.
Features
•
•
•
•
•
•
•
•
•
•
•
Conforms to DSI specification version 1
4-channel, 8-Bit analog-to-digital converter (ADC)
4 pins configurable as analog or logic inputs or as logic outputs
Provides regulated +5.0 V output for sensor power from bus
Additional high-drive logic output
Undervoltage fault detection and signaling
On-board clock (no external elements required)
Field-programmable address
Default and field-programmable as a DSI daisy chain device
Recognizes reverse initialization for open bus fault tolerance
Detects short to battery on bus switch and prevents its closure
33793/A
DISTRIBUTED SYSTEM INTERFACE
SCALE 2:1
EF SUFFIX (Pb-FREE)
98ASB42566B
16-PIN SOICN
Applications
• Simple bus-controlled part for remote control and
sensing
• Automotive, aircraft, marine and industrial control
and safety systems
• Heating and air-conditioning
33790
GND
DSIO
X-Y
Accelerometer
Error
Test
X
Y
GND
VCC
33793
BUSIN
BUSRTN
I/O0
I/O1
I/O2
I/O3
BUSOUT
H_Cap
REGOUT
LOGOUT
AGND
Multiple
DSI Slaves
33793
BusIN
Figure 1. 33793 Simplified Application Diagram
© Freescale Semiconductor, Inc., 2006-2014. All rights reserved.
ORDERABLE PARTS
ORDERABLE PARTS
Table 1. Orderable Part Variations
Part Number
MCZ33793EF/R2
MCZ33793AEF/R2
Temperature (T
A
)
-40 to 150 °C
Package
16 SOICN
Other Significant Device Variations
Existing capacity
Capacity expansion
33793
2
Analog Integrated Circuit Device Data
Freescale Semiconductor
INTERNAL BLOCK DIAGRAM
INTERNAL BLOCK DIAGRAM
HCAP
Rectifiers
BUSIN
Bus Switch
0 – 35 V Bi-Directional
Forward Receiver
Data
Response
Current
0 –11 mA
7.0 mA/S
Received
Message
from MCU
Oscillator
4.0 MHz
DataOut <3:0>
BUSOUT
Reverse Receiver
Data
Frame
Frame
BUSRTN
Bandgap
Reference
Bandgap
Reference
Bus Return
Logic
Command Decode
State Machine
Response Generation
4
LOGOUT
Power
Management
5.0 V Regulator
BG Reference
Bias Currents
Supply Comparators
POR
Logic Out
High Current
Buffer
I/O Buffers
DataOut <0>
IO0
IO1
IO2
IO3
DataOut <1>
Address A<3:0>
4 Bits NVM
DataOut <2>
I/O0
I/O1
I/O2
I/O<3:0>
I/O3
GND
SEL
DataOut <3>
4:1
MUX
ADC
8 Bits
Undervoltage
Detector
BG
Figure 2. 33793 Simplified Internal Block Diagram
33793
Analog Integrated Circuit Device Data
Freescale Semiconductor
3
PIN CONNECTIONS
PIN CONNECTIONS
BUSRTN
I/O0
AGND
I/O1
AGND
I/O3
NC
I/O2
BUSOUT
NC
BUSIN
NC
H_CAP
REGOUT
NC
LOGOUT
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Figure 3. 33793 Pin Connections
Table 2. 33793 Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning on
page 10.
Pin Number
1
2
3, 5
4
6
7, 10, 13, 15
8
9
11
12
Pin Name
BUSRTN
I/O0
AGND
I/O1
I/O3
NC
I/O2
LOGOUT
REGOUT
H_CAP
Pin Function
Power
Input/Output
Ground
Input/Output
Input/Output
No Connect
Input/Output
Output
Output
Output
Formal Name
Bus Return
Logic I/O
Analog Ground
Logic I/O
Logic I/O
No Connect
Logic I/O
Logic Out
Regulator Output
Holding Capacitor
Definition
This pin provides the common return for power and signalling.
This pin can be used to provide a logic level output, a logic input, or an
analog-to-digital (A/D) input.
This pin is the low reference level and power return for the analog-to-digital
converter (ADC).
This pin can be used to provide a logic level output, a logic input, or an
A/D input.
This pin can be used to provide a logic level output, a logic input, or an
A/D input.
These pins have no internal connections.
This pin can be used to provide a logic level output, a logic input, or an
A/D input.
This is a logic output with higher pull-up drive capability than the standard
logic I/O.
This pin provides a regulated 5.0 V output. The power is derived from the
bus.
A capacitor attached to this pin is charged by the bus during bus idle and
supplies current to run the device and for external devices via the
REGOUT pin during non-idle periods.
This pin attaches to the bus and responds to initialization commands.
This pin attaches to the bus and responds to reverse initialization
commands.
14
16
BUSIN
BUSOUT
Input
Output
DSI Bus Input
DSI Bus Output
33793
4
Analog Integrated Circuit Device Data
Freescale Semiconductor
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS
Table 3. Maximum Ratings
All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent
damage to the device.
Ratings
ELECTRICAL RATINGS
I/O Pin Voltage
I/O Pin Current
BUSIN, BUSOUT, BUSRTN, and H_CAP Voltage
BUSIN, BUSOUT, BUSRTN, and H_CAP Current (Continuous)
ESD Protection
(1)
Human Body Model
Machine Model
THERMAL RATINGS
Storage Temperature
Operating Junction Temperature
Peak Package Reflow Temperature During Reflow
(2)
,
(3)
Thermal Resistance Junction to Case
T
STG
T
J
T
PPRT
R
JC
-55 to 150
-40 to 150
Note 3.
150
C/W
C
C
°C
V
IO
I
IO
V
IN
I
IN
V
ESD1
V
ESD2
-0.3 to V
REGOUT
+ 0.5
5.0
-0.3 to 40
250
2000
200
V
mA
V
mA
V
Symbol
Value
Unit
Notes
1. ESD1 performed in accordance with the Human Body Model (C
ZAP
= 100 pF, R
ZAP
= 1500
),
ESD2 performed in accordance with the
Machine Model (C
ZAP
= 200 pF, R
ZAP
= 0
).
2.
3.
Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may
cause malfunction or permanent damage to the device.
Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow
Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes
and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
33793
Analog Integrated Circuit Device Data
Freescale Semiconductor
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
