54AC14 Hex Inverter with Schmitt Trigger Input
July 2003
54AC14
Hex Inverter with Schmitt Trigger Input
General Description
The ’AC14 contains six inverter gates each with a Schmitt
trigger input. The ’AC14 contains six logic inverters which
accept standard CMOS input signals and provide standard
CMOS output levels. They are capable of transforming
slowly changing input signals into sharply defined, jitter-free
output signals. In addition, they have a greater noise margin
than conventional inverters.
The ’AC14 has hysteresis between the positive-going and
negative-going input thresholds (typically 1.0V) which is de-
termined internally by transistor ratios and is essentially
insensitive to temperature and supply voltage variations.
Features
n
I
CC
reduced by 50%
n
Outputs source/sink 24 mA
n
Standard Military Drawing (SMD)
— 54AC14: 5962-87624
n
54AC14 now qualified to 300Krad RHA designation,
refer to the SMD for more information
Logic Symbol
IEEE/IEC
10026301
Function Table
Input
A
L
H
Output
O
H
L
FACT
™
is a trademark of Fairchild Semiconductor Corporation.
© 2003 National Semiconductor Corporation
DS100263
www.national.com
54AC14
Connection Diagrams
Pin Assignment for
DIP and Flatpack
Pin Assignment for LCC
10026302
10026303
Pin Names
I
n
O
n
Description
Inputs
Outputs
www.national.com
2
54AC14
Absolute Maximum Ratings
(Note 1)
per Output Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Junction Temperature (T
J
)
CDIP
±
50 mA
−65˚C to +150˚C
175˚C
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
= −0.5V
V
I
= V
CC
+ 0.5V
DC Input Voltage (V
I
)
DC Output Diode Current (I
OK
)
V
O
= −0.5V
V
O
= V
CC
+ 0.5V
DC Output Voltage (V
O
)
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
−20 mA
+20 mA
−0.5V to V
CC
+
0.5V
−20 mA
+20 mA
−0.5V to V
CC
+
0.5V
−0.5V to +7.0V
Recommended Operating
Conditions
Supply Voltage (V
CC
)
’AC
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
54AC
−55˚C to +125˚C
2.0V to 6.0V
0V to V
CC
0V to V
CC
±
50 mA
Note 1:
Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, without
exception, to ensure that the system design is reliable over its power supply,
temperature, and output/input loading variables. National does not recom-
mend operation of FACT
™
circuits outside databook specifications.
DC Characteristics for ’AC Family Devices
54AC
Symbol
Parameter
V
CC
(V)
Guaranteed Limits
V
OH
Minimum High Level Output
Voltage
3.0
4.5
5.5
3.0
4.5
5.5
V
OL
Maximum Low Level Output
Voltage
3.0
4.5
5.5
3.0
4.5
5.5
I
IN
V
t+
Maximum Input
Leakage Current
Maximum Positive
Threshold
V
t−
Minimum Negative
Threshold
V
h(max)
Maximum Hysteresis
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
V
h(min)
Minimum Hysteresis
3.0
4.5
5.5
3
T
A
= −55˚C to +125˚C
Units
Conditions
2.9
4.4
5.4
V
I
OUT
= −50 µA
(Note 2) V
IN
= V
IL
or V
IH
2.4
3.7
4.7
0.1
0.1
0.1
(Note 2) V
IN
= V
IL
or V
IH
0.5
0.5
0.5
V
µA
V
I
= V
CC
, GND
T
A
= Worst Case
V
T
A
= Worst Case
V
T
A
= Worst Case
V
T
A
= Worst Case
V
12 mA
I
OL
24 mA
24 mA
V
I
OUT
= 50 µA
V
−12 mA
I
OH
−24 mA
−24 mA
5.5
±
1.0
2.2
3.2
3.9
0.5
0.9
1.1
1.2
1.4
1.6
0.3
0.4
0.5
www.national.com
54AC14
DC Characteristics for ’AC Family Devices
Symbol
Parameter
V
CC
(V)
(Continued)
54AC
T
A
= −55˚C to +125˚C
Guaranteed Limits
I
OLD
I
OHD
I
CC
(Note 3) Minimum Dynamic
Output Current
Maximum Quiescent
Supply Current
Note 2:
All outputs loaded; thresholds on input associated with output under test.
Note 3:
Maximum test duration 2.0 ms, one output loaded at a time.
Note 4:
I
IN
and I
CC
@
3.0V are guaranteed to be less than or equal to the respective limit
@
5.5V V
CC
.
I
CC
for 54AC
@
25˚C is identical to 74AC
@
25˚C.
Units
Conditions
5.5
5.5
5.5
50
−50
40.0
mA
mA
µA
V
OLD
= 1.65V Max
V
OHD
= 3.85V Min
V
IN
= V
CC
or GND
AC Electrical Characteristics
See for waveforms
54AC
V
CC
Symbol
Parameter
(V)
(Note 5)
Min
t
PLH
t
PHL
Propagation Delay
Propagation Delay
3.3
5.0
3.3
5.0
Note 5:
Voltage Range 3.3 is 3.3V
±
0.3V
Voltage Range 5.0 is 5.0V
±
0.5V
T
A
= −55˚C
to +125˚C
C
L
= 50 pF
Max
16.0
12.0
14.0
10.0
ns
ns
1.0
1.0
1.0
1.5
Units
Fig.
No.
Capacitance
Symbol
C
IN
C
PD
Parameter
Input Capacitance
Power Dissipation
Capacitance
Typ
4.5
25.0
Units
pF
pF
Conditions
V
CC
= OPEN
V
CC
= 5.0V
www.national.com
4
54AC14
Physical Dimensions
inches (millimeters) unless otherwise noted
20 Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A
5
www.national.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
