SaRonix
Voltage Controlled Crystal Oscillator
Technical Data
Frequency Range:
Frequency Stability:
3.3 & 5V, LVCMOS/LVTTL
Sx1310 / Sx1319 / Sx1510 / Sx1519 Series
32 MHz to 125 MHz
±25 or ±50 ppm over all conditions: operating temperature,
voltage change, load change, calibration tolerance, with V
C
= 2.5V @ 5V, VC = 1.65V @ 3.3V
@ 40°C: ±10 ppm max for 5 years or ±12 ppm max for 10 years
Aging:
Temperature Range:
Operating:
Storage:
Supply Voltage:
Recommended Operating:
ACTUAL SIZE
0 to +70°C or -40 to +85°C
-55 to +125°C
5 V ±5% or 3.3V ±10%
Description
A voltage controlled crystal oscillator
with a wide range of performance op-
tions to 125 MHz. The devices are pack-
aged in either standard 14-pin or 8-pin
DIP compatible all metal, resistance
welded packages for commercial or in-
dustrial temperature range applications.
True SMD DIL14 versions for IR reflow
are available, select option "S" in part
number builder. See separate data sheet
for SMD package dimensions.
Applications & Features
•
Phase-locked loops encountered in
Telecom, LAN and Wireless data, and
in video processing applications
•
LVCMOS, LVTTL compatible
˜
Tri-state option available
Output Waveform
CMOS
T
r
1 Level
80%V
DD
50%V
DD
20%V
DD
0 Level
GND
SYMMETRY
T
f
V
DD
Supply Current:
32 to 70 MHz:
70+ to 125 MHz:
Output Drive:
Symmetry:
50mA max, 35mA max @ 3.3V
65mA max, 35mA max @ 3.3V
Rise & Fall Times:
Logic 0:
Logic 1:
Load:
Jitter:
Pull Characteristics:
Input Impedance:
Frequency Response (-3dB):
Pullability:
Control Voltage:
Transfer Function:
Linearity:
Center Control Voltage:
Phase noise:
3.3V: 45/55% max @ 50% V
DD
for 0 to 70°C,
3.3V: 40/60% max @ 50% V
DD
for -40 to +85°C
5.0V: 45/55% max @ 50% V
DD or
40/60% max @ 1.4V TTL level
4ns max: 20% to 80% V
DD
1.5ns max: 0.5V to 2.5V @ 5V TTL only
0.5V max @ 5V or 20% V
DD
max @ 3.3V
2.5V min @ 5V or 80% V
DD
min @ 3.3V
5V: 5TTL or 50pF, 32 to 50 MHz
5V: 5TTL or 30pF 50+ to 125 MHz
3.3V: 30pF up to 80 MHz, 95Ω AC up to 125 MHz
20ps max RMS period jitter
50KΩ min
50 kHz min
±25, ±50, ±75, ±100 ppm APR*
0.5 to 4.5 V @ 5V or 0.3 to 3.0V @ 3.3V
Frequency increases when Control Voltage increases
5% or 10% max
2.5V @ 5V, 1.65V @ 3.3V
-95 dbc typ / Hz @ 100Hz
-110 dbc typ / Hz @ 1kHz
-100 dbc typ / Hz @ 10kHz
Mechanical:
Shock:
Solderability:
Terminal Strength:
Vibration:
Solvent Resistance:
Resistance to Soldering Heat:
MIL-STD-883, Method 2002, Condition B
MIL-STD-883, Method 2003
MIL-STD-202, Method 211, Conditions B2
MIL-STD-883, Method 2007, Condition A
MIL-STD-202, Method 215
MIL-STD-202, Method 210, Condition A, B or C
( I or J for Gull Wing )
Environmental:
Gross Leak Test:
Fine Leak Test:
Thermal Shock:
Moisture Resistance:
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
Method
Method
Method
Method
1014, Condition C
1014, Condition A2
1011, Condition A
1004
*
APR = (VCXO Pull relative to specified Output Frequency)
–
(VCXO Frequency Stability)
NOTE: APR is inclusive of Aging
DS-162
REV E
SaRonix
www.pericom.com/saronix
SaRonix
Voltage Controlled Crystal Oscillator
Technical Data
Package Details
FULL SIZE PACKAGE
21.0 max
.825
5.08
max
.200
0.91
.036
3.3 & 5V, LVCMOS/LVTTL
Sx1310 / Sx1319 / Sx1510 / Sx1519 Series
Part Numbering Guide
SaRonix
T = Tri-State
Blank = Non Tri-State
Series
131 = 3.3V
151 = 5.0V
Package Size
0 = Full Size
9 = Half Size
Stability Tolerance
A = ±25 ppm, 0 to 70°C
B = ±50 ppm, 0 to 70°C
E = ±50 ppm, -40 to +85°C
Pullability (min APR
*
)
A = ±50 ppm
B = ±100 ppm
G = ±25 ppm
H = ±75 ppm
NOTE: APR is inclusive of Aging
S T
151 0 B A B J - 60.0000 (T)
Packing Method
(T) = Tape & Reel for SMD versions,
full reel increments only, 200pcs (full
size) or 250pcs (half size)
Blank = Bulk
Frequency (MHz)
Lead Style
Blank = Thru-Hole
J = Gull Wing
S = True SMD Adaptor for Full Size
packages, see separate data sheet for
dimensions
Linearity
A = 5%
B = 10%
4.85±.25
.191±.01
3.94±.25
.155±.010
15.24±.13
.600±.005
12.2±.13
.480±.005
.46±.05
.018±.002
Pin 3
Pin 1
Pin 7
4.57±.13
.18±.005
13.0
.510
max
Pin 14
Pin Function:
(4) Glass
Insulators
Pin 12
Pin 8
7.62±.13
.300±.005
Pin 1: Control Voltage
Pin 3: Tri-State control
(Tri-State version only)
Pin 7: GND / Case (V
SS
)
Pin 8: Output
Pin 12: N/C
(Tri-State version only)
Pin 14: VDC (V
DD
)
*
APR = (VCXO Pull relative to specified Output Frequency)
–
(VCXO Frequency Stability)
Tri-State Logic Table
Pin 3 Input
Logic 1 or NC
Logic 0 or GND
Pin 8 Output
Oscillation
High Impedance
Required Input Levels on Pin 3:
Logic 1 = 3.0 V min
Logic 0 = 0.3V max
Standard Marking Format
Includes Date Code, Frequency & Part Number
SARONIX
VCXO
Denotes Pin 1
HALF SIZE PACKAGE
13.0
max
.510
10.87
max
.428
0.91
max
.036
5.08
max
.200
6.86
.270
7.62±.20
.300±.008
Pin 4
GND Case (V
SS
)
Test Circuits
mA
M
TEST
POINT
Pin 14 (8)
V
DD
POWER
SUPPLY
VM
Pin 1 (1)
*
OUT
GND
Pin 7 (4)
C
L
= 30pF or 50pF
(Note A)
OSCILLATOR
Pin 8 (5)
Figure 1
30pF or 50pF Load
.46±.08
.018±.003
Pin 1
Control Voltage
1.5
.059
13.0
.510
max
120°
120°
120°
7.62±.20
.300±.008
CONTROL VOLTAGE
Figure 2
TTL Load
Pin 5
Output
Pin 8
V
DD
1.5
.059
6.0
.236
mA
M
TEST
POINT
Pin 14 (8)
V
DD
OUT
C
L
= 15pF
(Note A)
Pin 7 (4)
OSCILLATOR
N/C GND
Pin 1 (1)
*
Pin 8 (5)
R
L
= 780Ω
Standard Marking Format
Includes Date Code, Frequency & Part Number
SARONIX
POWER
SUPPLY
VM
MMDB7000
or Equiv
NOTE A: CL includes probe and fixture capacitance
Denotes Pin 1
Scale: None (Dimensions in
mm
)
inches
*
(
) Indicates pin numbers for half size package
All specifications are subject to change without notice.
CONTROL VOLTAGE
DS-162
REV E
SaRonix
www.pericom.com/saronix
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
