电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

Y145512K4933T9W

产品描述res 12.4933k ohm 1/5W .01% 1506
产品类别无源元件   
文件大小389KB,共4页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准  
下载文档 全文预览

Y145512K4933T9W概述

res 12.4933k ohm 1/5W .01% 1506

文档预览

下载PDF文档
VSM Series (0805, 1206, 1506, 2010, 2512)
Vishay Foil Resistors
High Precision Foil Wraparound Surface Mount Chip Resistor with
TCR of ± 2 ppm/°C and Load Life Stability of ± 0.01 % (100 ppm)
FEATURES
Temperature coefficient of resistance (TCR):
± 2.0 ppm/°C typical (- 55 °C to + 125 °C,
+ 25 °C ref.) (see table 1)
Tolerance: to ± 0.01 %
Power rating: to 400 mW at + 70 °C
Load life stability: to ± 0.01 % at 70 °C, 2000 h
at rated power
Resistance range: 10
Ω
to 125 kΩ (for higher and lower
values, please contact us)
Vishay Foil resistors are not restricted to standard values,
we can supply specific “as required” values at no extra cost
or delivery (e.g. 1K2345 vs. 1K)
Fast thermal stabilization < 1 s
Electrostatic discharge (ESD) up to 25 000 V
Short time overload:
0.01 %
Non inductive, non capacitive design
Rise time: 1 ns effectively no ringing
Current noise: - 42 dB
Voltage coefficient < 0.1 ppm/V
Non inductive: < 0.08 µH
Non hot spot design
Terminal finishes available: lead (Pb)-free, tin/lead alloy
Compliant to RoHS directive 2002/95/EC
Matched sets are available per request
Prototype quantities available in just 5 working days
or sooner. For more information, please contact
foil@vishaypg.com
For better performances please review
VSMP
and
VFCP
Series datasheets
Top View
INTRODUCTION
Bulk Metal
®
Foil (BMF) technology out-performs all other
resistor technologies available today for applications that
require high precision and high stability, and allows
production of customer oriented products designed to satisfy
challenging and specific technical requirements.
The BMF provides an inherently low and predictable
Temperature Coefficient of Resistance (TCR) and excellent
load life stability for high precision analog applications.
Model VSM offers low TCR, excellent load life stability, tight
tolerance, excellent shelf life stability, low current noise and
low voltage coefficient, all in the same resistor.
The VSM has a full wraparound termination which ensures
safe handling during the manufacturing process, as well as
providing stability during multiple thermal cyclings.
Our application engineering department is available to
advise and make recommendations. For non-standard
technical requirements and special applications, please
contact us using the e-mail address in the footer below.
APPLICATIONS
Automatic test equipment (ATE)
High precision instrumentation
Laboratory, industrial and medical
Audio
EB applications (electron beam scanning and recording
equipment, electron microscopes)
Down hole instrumentation
Communication
TABLE 1 - TOLERANCE AND TCR VS.
RESISTANCE VALUE
(1)
(- 55 °C to + 125 °C, + 25 °C Ref.)
RESISTANCE
VALUE
(Ω)
250 to 125K
100 to < 250
50 to < 100
25 to < 50
10 to < 25
TOLERANCE
(%)
± 0.01
± 0.02
± 0.05
± 0.1
± 0.25
TYPICAL TCR AND
MAX. SPREAD
(ppm/°C)
±2±2
±2±3
±2±3
±2±4
±2±6
FIGURE 1 - POWER DERATING CURVE
Percent of Rated Power
- 55 °C
100
75
50
25
0
- 75
+ 70 °C
Note
(1)
For tighter performances and non-standard values up to 150K,
please contact Vishay application engineering using the e-mail
address in the footer below.
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 63070
Revision: 25-Mar-10
- 50
- 25
0
+ 25 + 50 + 75 + 100 + 125 + 150 + 175
Ambient Temperature (°C)
For any questions, contact:
foil@vishaypg.com
www.foilresistors.com
1
关于怎么算出二进制
就是把十进制7/16怎么化成二进制,还有-5/16怎么化成二进制,不知道是怎么算的,知道的朋友请指点一下好吗?...
xiaoyuanhb09 嵌入式系统
求高手帮忙画个!EDA电气图!
本帖最后由 paulhyde 于 2014-9-15 09:17 编辑 求高手帮忙画个!EDA或其他的!电气图! 截图发我! 原理图 看附件!谢谢 ! xiongyaqi@126.com ...
xiongyaqi 电子竞赛
弱信号放大问题,紧急求助
信号输入太小了,理论上1-20nA,这个要放大到2V有哪个大侠支支招。不胜感激。 ...
anylaser 模拟电子
小伙一本正经用石头提炼硅造芯片,号称99秒“解决”芯片危机
全球陷入“缺芯危机”。 一位加拿大小伙儿一听说这事,立马坐不住了,立志要解决这个问题。 他想了一想,芯片的主要原料不就是硅么,而硅一般是从石英石里提取的。 于是,灵 ......
赵玉田 创意市集
关于运放产生pwm的原理图问题分析
图片是一个LED车灯dc-dc控制模块,通过pwm信号调光,实现LED的大小亮,即电流变化。输入电压13.5v。 几个问题想请教一下各位大神。 1.该电路占空比是否可以调节,具体怎么调节? 2.运放第7脚 ......
了咯哦 模拟电子
FPGA 三态IO 问题
如题,设计一个双向IO,在顶层模块 always @(posedge clk_sys) ad_dout ...
qiantuo1234 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2648  1093  281  31  1705  43  40  1  25  10 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved