电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962-8762802RA

产品描述CDIP-20, Tube
产品类别逻辑    逻辑   
文件大小79KB,共7页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 全文预览

5962-8762802RA概述

CDIP-20, Tube

5962-8762802RA规格参数

参数名称属性值
Brand NameIntegrated Device Technology
是否无铅含铅
是否Rohs认证不符合
零件包装代码CDIP
包装说明DIP, DIP20,.3
针数20
制造商包装代码CD20
Reach Compliance Codenot_compliant
其他特性IOH = 0.3MA @ VOH = 4.3V; IOL = 0.3MA @ VOL = 0.2V
系列FCT
JESD-30 代码R-GDIP-T20
JESD-609代码e0
长度25.3365 mm
负载电容(CL)50 pF
逻辑集成电路类型BUS DRIVER
最大I(ol)0.032 A
湿度敏感等级1
位数8
功能数量1
端口数量2
端子数量20
最高工作温度125 °C
最低工作温度-55 °C
输出特性3-STATE
输出极性TRUE
封装主体材料CERAMIC, GLASS-SEALED
封装代码DIP
封装等效代码DIP20,.3
封装形状RECTANGULAR
封装形式IN-LINE
峰值回流温度(摄氏度)240
电源5 V
Prop。Delay @ Nom-Sup7.2 ns
传播延迟(tpd)7.2 ns
认证状态Not Qualified
筛选级别38535Q/M;38534H;883B
座面最大高度5.08 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb)
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
触发器类型POSITIVE EDGE
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE)
MILITARY AND COMMERCIAL TEMPERATURE RANGES
FAST CMOS OCTAL
D REGISTERS (3-STATE)
IDT54/74FCT374/A/C
FEATURES:
IDT54FCT374 equal to FAST™ speed and drive
IDT54/74FCT374A up to 30% faster than FAST
IDT74FCT374C up to 50% faster than FAST
I
OL
= 48mA (commercial) and 32mA (military)
CMOS power levels (1mW typ. static)
Edge-triggered master/slave, D-type flip-flops
Buffered common clock and buffered common 3-state control
MIlitary product compliant to MIL-STD-883, Class B
Meets or exceeds JEDEC Standard 18 specifications
Available in the following packages:
– Commercial: SOIC
– Military: CERDIP, LCC
DESCRIPTION:
The FCT374 is an 8-bit register built using an advanced dual metal CMOS
technology. These registers consist of eight D-type flip-flops with a buffered
common clock and buffered 3-state output control. When the output enable
(OE) is low, the eight outputs are enabled. When the
OE
input is high, the
outputs are in the high-impedance state.
Input data meeting the set-up and hold time requirements of the D inputs
is transferred to the O outputs on the low-to-high transition of the clock input.
The FCT374 has non-inverting outputs with respect to the data at the D
inputs.
FUNCTIONAL BLOCK DIAGRAM
D
0
CP
CP
D
Q
CP
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
CP
D
Q
OE
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
1
JUNE 2002
DSC-5423/2
© 2002 Integrated Device Technology, Inc.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2135  1515  2028  2649  1328  44  2  24  3  50 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved