电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GUS-TS0A-02-8160-BF

产品描述Array/Network Resistor, Isolated, Tantalum Nitride/nickel Chrome, 0.1W, 816ohm, 100V, 0.1% +/-Tol, -50,50ppm/Cel, 2617,
产品类别无源元件    电阻器   
文件大小530KB,共4页
制造商TT Electronics plc
官网地址http://www.ttelectronics.com/
下载文档 详细参数 全文预览

GUS-TS0A-02-8160-BF概述

Array/Network Resistor, Isolated, Tantalum Nitride/nickel Chrome, 0.1W, 816ohm, 100V, 0.1% +/-Tol, -50,50ppm/Cel, 2617,

GUS-TS0A-02-8160-BF规格参数

参数名称属性值
是否Rohs认证不符合
Objectid801256606
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN代码EAR99
YTEOL5.25
构造Chip
JESD-609代码e0
网络类型Isolated
端子数量20
最高工作温度125 °C
最低工作温度-55 °C
封装高度0.9 mm
封装长度6.5 mm
封装形式SMT
封装宽度4.4 mm
额定功率耗散 (P)0.1 W
电阻816 Ω
电阻器类型ARRAY/NETWORK RESISTOR
尺寸代码2617
技术TANTALUM NITRIDE/NICKEL CHROME
温度系数50 ppm/°C
端子面层Tin/Lead (Sn/Pb)
容差0.1%
工作电压100 V

文档预览

下载PDF文档
Resistors
Make Possible
Surface Mount TSSOP
Surface Mount TSSOP
Resistor Networks
Resistor Networks
TSSOP Series
Absolute tolerances to ±0.1%
Tight TC Tracking to ±5ppm/°C
TSSOP Series
Ratio match tolerances to ±0.05%
Absolute tolerances to ±0.1%
Ultra-stable tantalum nitride resistors
Tight TC Tracking to ±5ppm/°C
Standard Sn/Pb and Pb-free terminations available
Ratio match tolerances to ±0.05%
Ultra-stable tantalum nitride resistors
Standard Sn/Pb and Pb-free terminations available
All Pb-free parts comply with EU Directive 2011/65/EU (RoHS2)
IRC’s TaNSil
®
TSSOP resistor networks are ideally suited for high volume applications that demand a small, low-profile footprint.
The small wire-bondable chip package provides higher component density, lower resistor cost and high reliability.
The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking, low cost and miniature package.
Excellent performance in harsh, humid environments is a trademark of IRC’s self-passivating TaNSil
®
resistor film.
For applications requiring high performance resistor networks in a low cost, low profile, surface mount package, specify IRC TSSOP
resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Package Power Rating @ 70°C
Rated Operating Voltage
______
(not to exceed
P x R)
Operating Temperature
Noise
100mW
50mW
16-Pin
20-Pin
24-Pin
800mW
1.0W
1.0W
10Ω to 250KΩ
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
Environmental Data
Test Per
MIL-PRF-83401
Typical
Delta R
Max Delta
R
Thermal Shock
±0.02%
±0.1%
Power Conditioning
±0.03%
±0.1%
High Temperature Exposure
±0.03%
±0.5%
Short-time Overload
±0.02%
±0.5%
100 Volts
-55°C to
+125°C
<-30dB
Low Temperature Storage
±0.03%
±0.5%
Life
±0.05%
±0.1%
General Note
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s
right to make
considered accurate at time of going to print.
TT Electronics reserves the
own data and is
changes in product specification without notice or liability.
All information is subject to TT Electronics’
South Staples Street • Corpus Christi Texas
at time of
© IRC Advanced Film Division
• 4222
own data and is considered accurate
78411 USA
going to print.
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
TSSOP Series Issue January 2009 Sheet 1 of 4
www.ttelectronicsresistors.com
© TT Electronics plc
07.14
VIM怎么编辑十六进制?竟然会破坏文件?
本帖最后由 cl17726 于 2014-3-28 15:43 编辑 测试文件:145910 已经执行 %!xxd -r 修改前: 145914 进去vim的十六进制模式: 145911 我改第0x50的第一位为a,替换模式. 14 ......
cl17726 嵌入式系统
跟进一下本人做的PN532,再也不用去小区买门禁卡了
最近苦于家里小区坑爹,一个门禁卡要我们50块钱,于是在网上找了一些资料,学习了大半年,利用休息的时间,一点点的做出来了 下面分享一下我做的PN532的图片,送到工厂加工的pcb,本来想自己 ......
zyc351396 工业自动化与控制
(接之前的帖子)PCB终于画完了,欢迎大家拍砖!!!
之前发的帖子链接: https://bbs.eeworld.com.cn/thread-346038-1-1.html 布局稍微改了下,在布线的过程中改了一些IO,如果按照之前在原理图分配的IO来布线,布不通!! 线宽最小8mil,VCC和G ......
xujiangyu0619 PCB设计
画FPGA原理图用那款EDA会好些?
FPGA设计大多用语言输入,但系统设计中使用什么工具会更快捷的设计呢?请教大家了...
gauson FPGA/CPLD
单片机课程设计任务书
本任务书包含DS18B20数字温度计,交通灯,作息时间表等六个课题,里面有各个题目的具体要求,可以供对单片机有一定程度来掌握的同学来练习!...
Gallen0105 单片机
有人做过fpga上总线的IP核开发吗?
要求简单描述如下 1.自己编写代码,实现PLB总线(IBM的CoreConnect总线的一部分)的功能 2.再添加一个master,一个slave,实现功能 一直没有头绪,到这里来看看哈,望各位高手不吝赐教啊 ......
zhangzaifang 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2378  2067  571  23  2596  48  42  12  1  53 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved