电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

38.88MHZCFPT-9058FC1A

产品描述HCMOS Output Clock Oscillator, 38.88MHz Nom, SMD, 6 PIN
产品类别无源元件    振荡器   
文件大小62KB,共4页
制造商C-MAC Automotive
官网地址https://cmac.com
下载文档 详细参数 全文预览

38.88MHZCFPT-9058FC1A概述

HCMOS Output Clock Oscillator, 38.88MHz Nom, SMD, 6 PIN

38.88MHZCFPT-9058FC1A规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称C-MAC Automotive
Reach Compliance Codeunknown
其他特性TRI-STATE; ENABLE/DISABLE FUNCTION
老化1 PPM/FIRST YEAR
最大控制电压2.65 V
最小控制电压0.65 V
最长下降时间8 ns
频率调整-机械NO
频率稳定性1%
制造商序列号CFPT-9058
安装特点SURFACE MOUNT
标称工作频率38.88 MHz
最高工作温度70 °C
最低工作温度
振荡器类型HCMOS
输出负载15 pF
物理尺寸14.7mm x 9.2mm x 6.2mm
最长上升时间8 ns
最大供电电压3.63 V
最小供电电压2.97 V
标称供电电压3.3 V
表面贴装YES
最大对称度45/55 %
Base Number Matches1

文档预览

下载PDF文档
CFPT-9050 Series
ISSUE 6 ; 23 DECEMBER 2004
Recommended for New Designs
Delivery Options
Frequency Stability
Temperature: see table
Typical Supply Voltage Variation ±10% < ±0.2 ppm*
Typical Load Coefficient 15pF ±5pF < ±0.2 ppm*
Please contact our sales office for current leadtimes
Description
* Depending on frequency and output type
Frequency Adjustment
A highly versatile series of surface mountable
14.7 x 9.2 x 6.2mm temperature compensated voltage
controlled crystal oscillators (TCVCXOs) for applications
where small size and high performance are pre-
requisites. This oscillator uses C-MAC’s latest custom
ASIC "Pluto", a single chip oscillator and analogue
compensation circuit, capable of sub 0.3 ppm
performance. Its wide frequency range, operating
temperature range, drive capability, coupled with its
high stability and linear frequency pulling make it the
ideal reference oscillator. Its ability to function down to
a supply voltage of 2.4V and low power consumption
makes it particularly suitable for mobile applications
Three options with external Voltage Control applied to
pad 1:
A - Ageing adjustment: > ±5ppm (Standard Option)
B - No frequency adjustment. Initial calibration @ 25°C
< ±0.5 ppm
C - High Pulling ±10ppm to ±50ppm can be available
depending on frequency and stability options.
Please consult our sales office
Linearity
Slope
Input resistance
Modulation bandwidth
Standard control voltage ranges:
Without reference voltage
Without reference voltage
With reference voltage
< 1%
Positive
> 100kΩ
> 2kHz
Standard Frequencies
9.6, 10.0, 12.8, 19.44, 20.0, 38.88, 49.152, 51.84MHz
Waveform
SURFACE MOUNT
TCXOs
Square HCMOS 15pF load
Square ACMOS 50pF max. load
Sinewave 10kΩ // 10pF AC-coupled
,
Clipped sinewave 10kΩ // 10pF AC-coupled
,
- Vs=5.0V 2.5V±2V
- Vs=3.3V 1.65V±1V
- Vc=0V to Vref
Reference Voltage, Vref (HCMOS/ACMOS only)
Supply Voltage
Optional reference voltage output on pad 5, suitable for
potentiometer supply or DAC reference.
1. No output (standard option)
2. 2.2V, for Min. Vs>2.4V
3. 2.7V, for Min. Vs>3.0V
4. 4.2V, for Min. Vs>4.5V
Maximum load current (mA) = Vref /10
Operating range 2.4 to 6.0V, see table
Current Consumption
HCMOS Typically
1+Frequency(MHz)*Supply(V)*{Load(pF)+15}*10
-3
mA
e.g. 20MHz, 5V, 15pF
4mA
ACMOS Typically
1+Frequency(MHz)*Supply(V)*{Load(pF)+23}*10
-3
mA
Sinewave, 6 to 12 mA depending on frequency
Clipped Sinewave, Typically
1+Frequency(MHz)*1.2*{Load(pF)+30}*10
-3
mA
For manual frequency adjustment (HCMOS/ACMOS output
only) connect an external 50kΩ potentiometer between
pad 5 (Reference Voltage) and pad 3 (GND) with wiper
connected to pad 1 (Voltage Control). Please specify
reference voltage as a part of the ordering code
Note: Please contact our sales office if a reference voltage
is required in combination with sine or clipped sinewave
output
Tri-state
Package Outline
14.7 x 9.2 x 6.2mm SMD
Ageing
Pad 2 open circuit or >0.6Vs output enabled
< 0.2Vs Tri-state
When Tri-stated, the output stage is disabled for all
output options, but the oscillator and compensation
circuit are still active (current consumption <1mA)
±1ppm maximum in first year
±3ppm maximum for 10 years
±1ppm maximum after reflow
Europe Tel: +44 (0)1460 270200
Americas Tel: +1 919 941 9333
Asia
Tel: +86 755 8826 5991
Fax: +44 (0)1460 72578
Fax: +1 919 941 9371
Fax: +86 755 8826 5990
Website: www.cmac.com
FPGA设计实战演练(逻辑篇)
FPGA设计实战演练(逻辑篇)面对广大的FPGA/CPLD初学者,从零开始讲述FPGA/CPLD以及相关的基础知识,并以一个支持各种入门、进阶的子母板形式学习套件为实验平台,将24个应用实例贯穿其中。实例讲 ......
arui1999 下载中心专版
SIMterix-Simplies~4~ Verilog
在整数模混合的系统时候,往往仿真只能仿真Verilog 或者仿真只能仿真模拟,若是数字部分只有输出还好,只需要编辑电压源导入波形文件即可。但如果这个模块既要有输入又要有输出那仿真起来就 ......
xutong 模拟电子
CCS错误
DEBUG: Error 2863: The control PushButton2 on dialog Installation_Type_Dialog needs the icon TypicalInstall.bmp in size 48x48, but that size is not available. Loading the first ava ......
feiyun DSP 与 ARM 处理器
EVC4.0\wince5下CEdit控件按回退键删除时,CEdit的内容没有更新
就是光标移过来了,但是字符串还有显示在那里,只有删到行头才更新一次,再输入就会和先前的字重叠在一起。 而且是设置多行模式才出现这个问题,单选模式删除显示正常。 我的程序里面有一部分 ......
zhangheng 嵌入式系统
iar编译下载完代码后,怎么知道代码的总长度,地址从哪到哪?
有没有自动生成的文件可以直接看? 谢谢!...
jsglf 微控制器 MCU
三段式状态机的组合逻辑里是否可以加计数循环
假设时钟周期是40ns,我的时序电路状态变化大概是80ns,160ns,160ns,40ns, 在一个状态中,靠计数循环来停留在这个状态,直到循环计数满足条件再跳转。示意如下,不知道这样的循环是否可以。。。al ......
lvben5d FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1414  2125  1656  194  2745  36  1  5  51  3 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved