电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT1552AI-JF-D26-32.768S

产品描述Clock Generator
产品类别无源元件    振荡器   
文件大小737KB,共12页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT1552AI-JF-D26-32.768S概述

Clock Generator

SIT1552AI-JF-D26-32.768S规格参数

参数名称属性值
是否Rohs认证符合
厂商名称SiTime
包装说明CSP, 4 PIN
Reach Compliance Codeunknown
其他特性TR
老化1 PPM/FIRST YEAR
最长下降时间200 ns
频率调整-机械NO
频率稳定性10%
JESD-609代码e1
安装特点SURFACE MOUNT
标称工作频率0.032768 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型LVCMOS
输出负载10 pF
物理尺寸1.54mm x 0.84mm x 0.6mm
最长上升时间200 ns
最大供电电压3.63 V
最小供电电压1.5 V
表面贴装YES
最大对称度52/48 %
端子面层Tin/Silver/Copper (Sn/Ag/Cu)
Base Number Matches1

文档预览

下载PDF文档
SiT1552
Features
Smallest (1.2mm
2
), Ultra-Low Power, 32.768 kHz MEMS TCXO
The Smart Timing Choice
The Smart Timing Choice
Applications
32.768 kHz ±5, ±10, ±20 ppm frequency stability options over temp
World’s smallest TCXO in a 1.5 x 0.8 mm CSP
Operating temperature ranges:
• 0°C to +70°C
• -40°C to +85°C
Smart Meters (AMR)
Health and Wellness Monitors
Pulse-per-Second (pps) Timekeeping
RTC Reference Clock
Ultra-low power: <1 µA
Vdd supply range: 1.5V to 3.63V
Improved stability reduces system power with fewer network
timekeeping updates
NanoDrive™ programmable output swing for lowest power and direct
XTAL SoC input interface
Internal filtering eliminates external Vdd bypass cap and saves space
Pb-free, RoHS and REACH compliant
Electrical Characteristics
Parameter
Output Frequency
Frequency Stability Over
Temperature
[1]
(without Initial Offset
[2]
)
Frequency Stability Over
Temperature
(with Initial Offset
[2]
)
Frequency Stability vs Voltage
First Year Frequency Aging
Symbol
Fout
-5.0
F_stab
-10
-20
-10
F_stab
-13
-22
F_vdd
F_aging
-0.75
-1.5
-1.0
Min.
Typ.
32.768
5.0
10
20
10
13
22
0.75
1.5
1.0
ppm
ppm
ppm
µs
pp
ns
RMS
3.63
0.99
1.52
100
180
Start-up Time at Power-up
t_start
300
350
380
ms
V
μA
ms
ppm
ppm
Max.
Unit
kHz
Stability part number code = E
Stability part number code = F
Stability part number code = 1
Stability part number code = E
Stability part number code = F
Stability part number code = 1
1.8V ±10%
1.5V – 3.63V
T
A
= 25°C, Vdd = 3.3V
81920 cycles (2.5 sec), 100 samples
Cycles = 10,000, T
A
= 25°C, Vdd = 1.5V – 3.63V
T
A
= -40°C to +85°C
T
A
= 25°C, Vdd = 1.8V, LVCMOS Output configuration, No Load
T
A
= -40°C to +85°C, Vdd = 1.5V – 3.63V, No Load
Vdd Ramp-Up 0 to 90% Vdd, T
A
= -40°C to +85°C
T
A
= -40°C +60°C, valid output
T
A
= +60°C to +70°C, valid output
T
A
= +70°C to +85°C, valid output
Condition
Frequency and Stability
Jitter Performance (T
A
= over temp)
Long Term Jitter
Period Jitter
35
2.5
Supply Voltage and Current Consumption
Operating Supply Voltage
Core Supply Current
[3]
Power-Supply Ramp
Vdd
Idd
t_Vdd_
Ramp
1.5
Notes:
1. No board level underfill. Measured as peak-to-peak/2. Inclusive of 3x-reflow and ±20% load variation. Tested with Agilent 53132A frequency counter. Due to the
low operating frequency, the gate time must be ≥100 ms to ensure an accurate frequency measurement.
2. Initial offset is defined as the frequency deviation from the ideal 32.768 kHz at room temperature, post reflow.
3. Core operating current does not include output driver operating current or load current. To derive total operating current (no load), add core operating current +
output driver operating current, which is a function of the output voltage swing. See the description titled,
Calculating Load Current.
SiTime Corporation
Rev 1.2
990 Almanor Avenue, Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised November 10, 2014
論壇好像沒有開發板試用活動哦?
論壇好像沒有開發板試用活動哦? 是我沒注意到嗎? ...
gurou1 为我们提建议&公告
GD32E231学习2:GPIO驱动OLED及TC0定时中断
我喜欢先弄个显示的东西,有了显示后续的定时,传感器数据的显示就比较方便了,手上有个全彩的OLED小屏一直在使用,是SPI口的,这次先用IO口来模拟,后续再修改为SPI,所以硬件连线上直接 ......
wudianjun2001 GD32 MCU
求助大家一个电源仿真方面的问题
大家在做电源仿真的时候,电流密度设置多少,铜皮,过孔走线又怎么确定呀?? ...
他们逼我做卧底 电源技术
智能家居安防一体化解决终端
611141 作品源码:https://download.eeworld.com.cn/detail/nmg/623873 作品演示视频: ecd3f0f94caf63afa06c92f57aae1a2e ...
full_stack 玄铁RISC-V活动专区
关于RESERVED_BOOT_BLOCKS的问题,eboot大小256K ,为何只占10块?
问题是这样的,eboot运行起来之后我使用 F) Low-level format the Smart Media card 这时候可以看到DNW打印如下信息 Enter your selection: f Reserving Blocks ... ...reserve complete. ......
xixilil 嵌入式系统
Low Power Methodology Manual - For System-on-Chip Design
这本《Low Power Methodology Manual》的受众可以涵盖IC架构师、数字前端设计、后端设计、Custom Design等等。虽然说低功耗技术最有用的还是从算法、架构(包括软件)等high level的方面去考虑 ......
arui1999 下载中心专版

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1360  2400  236  2314  2068  9  42  30  1  39 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved