电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CHQ1206J2004R7CQT

产品描述Ceramic Capacitor, Multilayer, Ceramic, 200V, 5.32% +Tol, 5.32% -Tol, C0G, 30ppm/Cel TC, 0.0000047uF, Surface Mount, 1206, CHIP
产品类别无源元件    电容器   
文件大小908KB,共5页
制造商Cal-Chip Electronics
标准  
下载文档 详细参数 全文预览

CHQ1206J2004R7CQT概述

Ceramic Capacitor, Multilayer, Ceramic, 200V, 5.32% +Tol, 5.32% -Tol, C0G, 30ppm/Cel TC, 0.0000047uF, Surface Mount, 1206, CHIP

CHQ1206J2004R7CQT规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
Objectid1674951978
包装说明, 1206
Reach Compliance Codecompliant
ECCN代码EAR99
YTEOL7.75
电容0.0000047 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
安装特点SURFACE MOUNT
多层Yes
负容差5.32%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
包装方法TR, 7 INCH
正容差5.32%
额定(直流)电压(URdc)200 V
尺寸代码1206
表面贴装YES
温度特性代码C0G
温度系数30ppm/Cel ppm/°C
端子形状WRAPAROUND

文档预览

下载PDF文档
Cal-Chip
Electronics, Incorporated
CHQ S
ERIES
Surface Mount Chip Capacitors:
Ultra High Frequency
High Frequency Measurement and
Performance of High ‘Q’ Multilayer
Ceramic Capacitors
Introduction
Capacitors used in High Frequency applications are generally
used in two particular circuit applications:
• As a DC block providing an AC coupling path between other
components.
• As a shunt path to ground for AC voltages thus providing a
decoupling path.
At very high frequencies much more capacitor design data is
needed by a circuit designer. As well as the normal data relating
to Capacitance and Tan
δ,
‘Q’ and E.S.R. are required. If
RF/Microwave Circuit Simulation aids are being used, then the
designer will require information relating to the 1 Port and 2 Port
parameters, the ‘S’ parameters denoted by S11, S21, S12, S22.
The measurement problem becomes complex because the
resultant measurements should properly describe the parameters
of the multilayer capacitor but be totally uninfluenced by any test
jigs used in the measurement.
The first and extensive part of this measurement sequence
involves the calibration (otherwise known as “de-embedding’) of
all the test jigs. The information on Cal-Chip High ‘Q’ Capacitors
contained in this catalogue has been produced utilizing a Hewlett
Packard Network Analyzer - HP8753A, together with the Hewlett
Packard ‘S’ Parameter Test Set - HP85046A.
Accuracy of capacitor placement relative to the calibration plane
is also critical. For instance, measurements of a capacitor having
a ‘Q’ of approximately 3000 and thus a Tan
δ
of 0.00035 will mean
the phase loss angle will be of the order of 0.02 or restated -89.98
of phase or further restated, real and imaginary ratios approach-
ing 1:3000.
To achieve measurement accuracy, the connections to the
capacitor under test should operate to at least one order better
than this phase angle value. In jigging or mechanical terms
1.00mm of displacement from the correct or calibration plane, rep-
resents 0.1 of phase angle, thus the phase angle errors due to the
jigging etc., should be less than 0.02mm (0.0008”). These calcu-
lations assume a dielectric constant of 1 and a frequency of
100MHz.
Measurement Techniques
Three different Measurement Jig methods have been used:
• The H.P.16091A Co-Axial Test Jig was used to determine:
Capacitance
Tan
δ
‘Q’
E.S.R.
• To stimulate the DC block mode and shunt or decoupling mode,
special Micro-Strip Line Test Jigs were designed and made.
Equipment
The measurement system used comprises a HP8753A Vector
Network Analyzer, HP85046A ‘S’ Parameter Test Set and
HP16091A Test Jig together with the relevant specialist cables,
connectors and Micro-Strip Line Test Jigs.
Measurement Theory
At frequencies above 30MHz, the measurements from convention-
al capacitor bridges become invalid because it is not possible to
maintain a true four-terminal connection to the capacitor under
test, hence phase errors occur and this prohibits the separation of
the resistive and reactive components which need to be measured.
In addition the ‘open’ circuits and ‘short’ circuits used to calibrate
the bridge become degraded. The ‘open’ circuits become capaci-
tive and the ‘short’ circuits become inductive, hence measurement
accuracy is destroyed. However, other measurement techniques
can be used to solve these problems. These techniques use the
behavior of electric ‘waves’ travelling along a transmission line, e.g.
a Co-Axial Cable or a Micro-Strip Line.
If the transmission line is terminated by an unknown impedance,
e.g. the capacitor under test, then a reflected wave is created
which is sent back towards the Test Signal Generator and has a
magnitude and phase angle dependent on the unknown imped-
ance. We now have two waves, travelling in opposite directions,
giving, in effect, the required four terminal connections to the
capacitor, provided only that these waves can be separated out
and independently measured.
This separation is easily possible using variations on standard
Wheatstone Bridge principles. Hence by the measurement of the
magnitudes and phases of three travelling waves, which are
called Scattering of ‘S’ waves, the capacitor parameters can be
calculated.
It should be noted that since these measurements rely on
reflected waves, any changes in physical size, or changes in char-
acteristic impedance between the measurement system and the
points to which the capacitor is connected, will create additional
and unwanted reflected waves, which will degrade the measure-
ment accuracy.
Notes
1) The swept frequency range over which all measurements
were taken was 1MHz to 3GHz with measurements at 10MHz
increments below 1GHz, increments of 50MHz above 1 GHz.
2) For the very low capacitance values, the lowest frequencies
at which sensible data was obtained appeared to be greater than
50 MHz, the data is thus presented.
3) The curves showing the resonant points for the capacitors
have been left in as a guide to these points of resonance.
However, due to the rapid changes in all aspects of the capacitors’
parameters near to the resonant point, such measurements
should be treated with caution. Above resonance the capacitance
curves are dominated by the self-inductance of the capacitor.
H
L
2
L
3
W
L
1
Features:
High ‘Q’ Factor at high frequencies
High RF power capabilities
Low ESR
High self resonant frequencies
Excellent stability across temperature range
Small size
26
《社区大讲堂》DO-254中的高设计可靠性的逻辑综合(九)--增量设计和设计的更改
前面已经讨论过,设计可靠性非常重要的一个环节是设计结果的可重复性。 然而,有时设计功能完成后又会需要改动设计。改变部分的设计要尽可能不要影响已经固定下来的设计部分。增量综合就提供了 ......
心仪 FPGA/CPLD
Xilinx 下载线-----仙猫请进
猫猫,你要的东西,我给你放这里,快点来取~...
呱呱 FPGA/CPLD
晒晒 FLasher ARM 脱机下载器!土豪请绕行~
本帖最后由 zhangchaoying 于 2016-4-2 23:47 编辑 235682 235684 既是仿真器,又是烧录器。支持所有ARM/Cotex核心芯片-----------跟Segger原版功能一样==你懂得! 某宝刚出锅 ......
zhangchaoying ARM技术
博创杯——求带
本帖最后由 paulhyde 于 2014-9-15 03:18 编辑 急需博创杯的完整程序,哪位大神那里有搞过的,求指导...... ...
茂仔2014 电子竞赛
开关电源保护电路
评价开关电源的质量指标应该是以安全性、可靠性为第一原则。在电气技术指标满足正常使用要求的条件下,为使电源在恶劣环境及突发故障情况下安全可靠地工作,必须设计多种保护电路,比如防浪涌的 ......
annezuo 单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1715  1221  413  2846  902  35  25  9  58  19 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved