PFRR
www.vishay.com
Vishay
ESCC (
) 4001/023 Qualified R Failure Rate High Precision
(10 ppm/°C, 0.05 %) Thin Film Chip Resistors
FEATURES
• Load life stability at ± 70 °C for 2000 h: 0.25 %
under Pn
• Temperature coefficient to: 10 ppm/°C
• Very low noise (< -35 dB) and voltage coefficient
(< 0.01 ppm/V)
DESIGN SUPPORT TOOLS
Models
Available
click logo to get started
• Resistance range: 100
to 3.01 M (depending on size)
• Tolerances down to 0.05 %
• SnPb terminations over nickel barrier
• ESCC 4001 (generic specification)
• ESCC 4001/023 (detail specification)
• ESCC qualified
• R failure rate (0.01 % per 1000 h)
• SMD wraparound chip resistor
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
Vishay Sfernice Thin Film division holds ESCC QML
qualification (ESCC technology flow qualification).
These HiRel components are ideal for low noise and
precision applications, superior stability, low temperature
coefficient of resistance, and low voltage coefficient, Vishay
Sfernice’s precision thin film wraparound resistors exceed
requirements of MIL-PRF-55342G characteristics Y
(± 10 ppm/°C).
STANDARD ELECTRICAL SPECIFICATIONS
ESCC
SIZE VARIANT
NUMBER
0402
0603
0805
1206
2010
15
09
10
11
12
RESISTANCE
RANGE
100 to 150K
100 to 500K
100 to 750K
100 to 3.5M
100 to 6M
RATED
POWER
AT +70 °C
(Pn)
W
0.05
0.1
0.125
0.25
0.50
LIMITING
ELEMENT
VOLTAGE
(UL)
V
40
50
100
150
200
INSULATION
VOLTAGE
(U
i
)
V
50
100
200
300
300
TOLERANCE
±%
TEMPERATURE
COEFFICIENT
± ppm/°C
10, 25
10, 25
10, 25
10, 25
10, 25
MODEL
PFRR 0402
PFRR 0603
PFRR 0805
PFRR 1206
PFRR 2010
0.05, 0.1
0.05, 0.1
0.05, 0.1
0.05, 0.1
0.05, 0.1
CLIMATIC SPECIFICATIONS
Operating temperature
range
Soldering temperature
(T
sol
)
-55 °C; +155 °C
260 °C, immersion 10 s
MECHANICAL SPECIFICATIONS
Substrate material
Technology
Film
Protection
Terminations
Alumina
Thin Film
Nickel Chromium
with mineral passivation
Epoxy and Silicon
B type:
SnPb over nickel barrier
for solder reflow
QUALIFIED OHMIC RANGE: MAX. VALUE
PFRR0402
100 k
PFRR0603
261 k
PFRR0805
301 k
PFRR1206
1 M
PFRR2010
3.01 M
Revision: 14-Jan-2019
Document Number: 53046
1
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PFRR
www.vishay.com
Vishay
DIMENSIONS
in millimeters
A
D
D
C
B
E
E
VARIANT
NUMBER
09
10
11
12
15
STYLE
0603
0805
1206
2010
0402
A
Min.
1.39
1.78
2.87
4.95
0.87
Max.
2.16
2.55
3.64
5.72
1.64
Min.
0.62
1.14
1.47
2.41
0.47
B
Max.
1.01
1.53
1.86
2.8
0.86
Min.
0.25
0.25
0.25
0.25
0.25
C
Max.
1.02
1.02
1.02
1.02
1.02
Min.
0.17
0.17
0.17
0.35
0.09
D
Max.
0.51
0.51
0.51
0.85
0.38
Min.
0.25
0.25
0.25
0.35
0.12
E
Max.
0.51
0.51
0.51
0.85
0.38
LAND PATTERN DIMENSIONS
in millimeters
G
min.
Z
max.
CHIP SIZE
0402
0603
0805
1206
2010
Z
max.
1.55
2.37
2.76
3.91
5.93
G
min.
0.15
0.35
0.74
1.85
3.71
X
m
ax
.
X
max.
0.73
0.98
1.40
1.73
2.67
Note
• Suggested land pattern: According to IPC-7351
TRACEABILITY DEFINITIONS
The two major traceability elements are defined as:
• The primary process lot number named Front End lot (FE lot). One “FE lot”is composed of several wafers issued from the
same thin film deposition sequence.
• The date code named Batch Number(BN). The “BN” is defined after completion of the end of production testing sequence.
The lot homogeneity is given by the “FE lot” and not by the “BN”.
According to the applied rules validated by the ESCC through the product qualification, the following situations are agreed:
• Parts coming from different “FE lost” might have the same “BN”.
• A maximum of two different “BN” might be applied to the same “FE lot” to enable the use of overruns from a previous PO.
• Unless requested / approved by the customer the “BN” will be 2 years old maximum.
SPECIFIC TRACEABILITY REQUIREMENTS
The following specific requirements have to be treated as:
• A customer who requires “Lot Homogeneity” has to mention it on the PO as “SINGLE PRODUCTION LOT”.
• A customer who requires “Lot Homogeneity” in addition to a “Single Batch Number” has to mention it on the PO as “SINGLE
PRODUCTION LOT AND OPTION R0101”.
END OF PRODUCTION TESTING
Mandatory testing performed at the end of the production process:
• 100 % overload: Voltage
6.25
P
n
x
R
n
or 2
U
L
whichever is less - duration 2 s
Revision: 14-Jan-2019
Document Number: 53046
2
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PFRR
www.vishay.com
Vishay
GLOBAL PART NUMBER INFORMATION
New Global Part Numbering: PFRR0603Y1003BBT (preferred part number format)
P
TYPE
F
R
R
TCR
0
6
0
3
Y
1
0
0
3
B
B
T
PACKAGING
For more
information
see
Codification
of Packaging
table
PFRR0402
PFRR0603
PFRR0805
PFRR1206
PFRR2010
Y
= ± 10 ppm/°C
E
= ± 25 ppm/°C
OHMIC
VALUE
The first three digits are
significant figures and the
last digit specifies the
number of zeros to follow.
Example:
3901
= 3900
1004
= 1 M
TOLERANCE
W
= ± 0.05 %
B
= ± 0.10 %
TERMINATION
B:
SnPb over
nickel barrier
CODIFICATION OF PACKAGING
CODE 18
WAFFLE PACK
W
WA
PLASTIC TAPE (in standard for all sizes)
T
TA
TB
TC
TD
TE
TF
PT
PA
PB
PC
PD (not available for size 0402)
PE (not available for size 0402)
PF (not available for size 0402)
100 min., 1 mult
100 min., 100 mult
250 min., 250 mult
500 min., 500 mult
1000 min., 1000 mult
2500min., 2500 mult
Full tape (quantity depending on size of chips)
100 min., 1 mult
100 min., 100 mult
250 min., 250 mult
500 min., 500 mult
1000 min., 1000 mult
2500min., 2500 mult
Full tape (quantity depending on size of chips)
100 min., 1 mult
100 min., 100 mult (available only in size 1206)
PACKAGING
PAPER TAPE (Available for 0402, 0603, 0805 and 1206. Please consult Vishay Sfernice for 2010 size.)
GLOBAL PART NUMBER INFORMATION
ESCC Code
4
ESCC SPEC
4001023
0
0
VARIANT
0402
= 15
0603
= 09
0805
= 10
1206
= 11
2010
= 12
1
0
2
3
0
9
R
1
0
0
3
B
1
TCR
FAILURE RATE
R
OHMIC VALUE
The first three digits are significant figures and the
last digit specifies the number of zeros to follow.
Example:
3901
= 3900
1004
= 1 M
TOLERANCE
W
= ± 0.05 %
B
= ± 0.10 %
1
= ± 10 ppm/°C
2
= ± 25 ppm/°C
Revision: 14-Jan-2019
Document Number: 53046
3
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PFRR
www.vishay.com
Vishay Sfernice thin film is the first passive manufacturer
to hold the ESCC Technology Flow Qualification,
official certificate is available on ESCIES web site
https://escies.org/ReadArticle?docId=727).
This qualification open the door to a new concept at ESA:
The Failure Rate option (similar to the one offered in the MIL
system), for instance R failure rate: 0.01 % per 1000 h.
New specifications describing this new concept have been
released by the ESA:
2544001: Requirements for the Technology
Qualification of Film Resistors
https://escies.org/escc/specifications/2544001.pdf
Flow
Vishay
21300: Terms, Definitions, Abbreviations, Symbols and Units
https://escies.org/escc/specifications/21300.pdf
21700: General Requirements for the Marking of the ESCC
Components
https://escies.org/escc/specifications/21700.pdf
4001: Generic Specification Resistors Fixed Film
https://escies.org/escc/specifications/4001.pdf
4001023: Resistors, Fixed, Chip, Thin Film, Type PHR
and PFRR
https://escies.org/escc/specifications/4001023.pdf
Parts are delivered with space C.O.C.
Parts undergo 100 % overload at end of production
process.
26000: Failure Rate Level Sampling Plans and Procedures
https://escies.org/escc/specifications/26000.pdf
ESCC/PFRR CODIFICATION CORRESPONDANCE TABLES
VARIANT
15
09
10
11
12
MODEL
PFRR
PFRR
PFRR
PFRR
PFRR
CASE SIZE
0402
0603
0805
1206
1210
TERMINATION
B (tin/lead)
B (tin/lead)
B (tin/lead)
B (tin/lead)
B (tin/lead)
TOLERANCE
0.1 %
0.05 %
MODEL
B
W
CASE SIZE
B
W
TEMPERATURE COEFFICIENT ESCC CODE PFRR CODE
10 ppm/°C (- 55 °C; + 155 °C)
25 ppm/°C (- 55 °C; + 155 °C)
1
2
Y
E
Two types of packaging are available: waffle-pack and tape
and reel.
NUMBER OF PIECES PER PACKAGE
SIZE
WAFFLE
PACK
2" × 2"
340
100
140
60
100
TAPE AND REEL
MIN.
MAX.
TAPE
WIDTH
RATED POWER
PACKAGING
POWER DERATING CURVE
500
2010
0402
0603
0805
1206
2010
250
1206
5000
4000
1000
8 mm
125
100
50
0
0
0805
0603
0402
70
155
AMBIENT TEMPERATURE IN °C
EXTENDED FEATURES
You may consult Vishay Sfernice for chip sizes, ohmic
values and tolerances outside of the qualified range.
Revision: 14-Jan-2019
Document Number: 53046
4
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PFRR
www.vishay.com
Vishay
REQUIREMENTS
ESA/SCC 4001/023
± 0.05 % + (0.05
x 100/Rn)
± 0.05 % + (0.05
x 100/Rn)
MIL-PRF-55342G
0.10 %
0.1 %
(for 100 cycles)
-
PERFORMANCE
TEST
Short time overload
Rapid temperature
change
Soldering
(thermal shock)
Terminal strength:
Adhesion bend
strength of end
plated facing
Climatic sequence
Load life
High temperature
exposure
CONDITIONS
U
=
6.25 Pr x Rn
U
max.
< 2 UL - 2 s
- 55 °C/+ 155 °C 5 cycles
CEI 66-2-14 Test Na
TYPICAL
± 0.01 %
± 0.01 %
± 0.015 % (for 500 cycles)
± 0.005 %
260 °C/10 s
± 0.05 % + (0.05
x 100/Rn)
CEI 68-2-20 A Test T6 (met. 1A)
CEI 115-1 Clause 4.32
CEI 115-1 Clause 4.33
CEI 67-2-1/CEI 68-2-2
CEI 67-2-13/CEI 68-2-30
2000 h Pr at + 70 °C
90’/30’ cycle
8000 h
2000 h Pr at + 155 °C
CEI 68-2-20A Test B
± 0.05 % + (0.05
x 100/Rn)
-
± 0.01 %
± 0.02 %
Insulation resistance > 1 G
± 0.05 % (8000 h)
Insulation resistance > 1 G
± 0.05 %
Insulation resistance > 1 G
± 0.10 % + (0.05
x 100/Rn)
± 0.25 % + (0.05
x 100/Rn)
1 % + (0.05
x 100/Rn)
± 0.15 % + (0.05
x 100/Rn)
-
0.5 %
± 0.10 %
(duration 1000 h)
CODIFICATION OPTIONS ON TWO DIGITS
OPTION
...
0099
0100
0101
0102
0103
0104
0105
...
0124
0125
0126
0127
0128
...
0320
0321
0322
0323
0324
0325
...
OPTION 2 DIGITS
...
99
0A
0B
0C
0D
0E
0F
...
0Y
0Z
1A
1B
1C
...
8M
8N
8O
8P
8Q
8R
...
CODIFICATION OF SIZES
CODE 18
9
C
D
H
J
CODE 40
0402
0603
0805
1206
2010
Revision: 14-Jan-2019
Document Number: 53046
5
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
