电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C0402X7R100-683JSND

产品描述Ceramic Capacitor, Multilayer, Ceramic, 10V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.068uF, 0402,
产品类别无源元件    电容器   
文件大小1022KB,共14页
制造商VENKEL LTD
标准
下载文档 详细参数 全文预览

C0402X7R100-683JSND概述

Ceramic Capacitor, Multilayer, Ceramic, 10V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.068uF, 0402,

C0402X7R100-683JSND规格参数

参数名称属性值
是否Rohs认证符合
Objectid893663834
包装说明, 0402
Reach Compliance Codecompliant
ECCN代码EAR99
电容0.068 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度0.635 mm
JESD-609代码e3
长度1.016 mm
多层Yes
负容差5%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形式SMT
包装方法TR, Paper
正容差5%
额定(直流)电压(URdc)10 V
系列C
尺寸代码0402
温度特性代码X7R
温度系数15% ppm/°C
端子面层Matte Tin (Sn) - with Nickel (Ni) barrier
宽度0.508 mm

文档预览

下载PDF文档
Ceramic Chip Capacitors
Multilayer chip capacitors have a low residual inductance, an excellent frequency
response and minimal stray capacitance since there are no leads. These characteristics
enable design to be very close to the theoretical values of the capacitors.
NP0/C0g:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
25°C
50°C
75°C
100°C
125°C
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
-55°C to +125°C
0 ±30PPM/°C
0 ±30PPM/°C
0.1% MAX.
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
None
>2.5 times VDCW
1MHz ± 100KHz at 1.0 ± 0.2 Vrms
100 pF, 25°C
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
B,C,D,F,G,J,K
-55°C to +125°C
0 ±15%∆°C MAX.
X7R not applicable
For 50 volts and 100 volts: 2.5% MAX.;
For 25 Volts 3.5 %( 0201, 0402, 0603, sizes
If 7% Max, for Values
0.33uF) for 16 Volts: 3.5% Max (except 0402
0.33uF & 0603
0.15uF DF is 5% Max)
For 10 Volts: 5% Max
For 6.3 Volts: 10% Max
For Values
10uF For all voltage offerings, the DF is 10% Max
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
J,K,M
-55°C to +85°C
0 ±15%∆°C MAX.
X5R not applicable
For 50 Volts and 100 Volts 2.5% Max
For 25 Volts: 3.5% Max (0201, 0402, 0603,
0.33uF DF is 7% Max)
For 16 Volts: 3.5% Max (except 0402
0.33uF & 0603
0.15uF DF is
5% Max)
For 10 Volts 5.0% Max; For 4.0 Volts and 6.3Volts: 10% Max
For values
10uF the D.F. is 10% Max.
>1000 ohms F or 100 G ohms, whichever is less
at 25°C, VDCW. (10,000 ohms at 125°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHZ ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
K,M
+10°C to +85°C
+22% - 56%∆°C MAX.
4.0% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 0.5 ± 0.1 Vrms, 25°C
M,Z
-30°C to +85°C
+22% - 82%∆°C MAX.
For 25 volts and 50 volts: 5% MAX.;
For 16 volts: 7% MAX.; For 10 volts: 9% MAX.;
For 6.3 volts: 11% MAX.
For higher Cap values > 10µF, the D.F. is 20% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
7% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms, 25°C
M,Z
X7R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
25°C
50°C
75°C
100°C
125°C
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
X5R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
25°C
50°C
75°C
100°C
125°C
Z5U:
20%
0%
-20%
-40%
-60%
-80%
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
-55°C
-25°C
0°C
25°C
50°C
75°C
100°C
125°C
Y5V:
40%
20%
0%
-20%
-40%
-60%
-80%
-100%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
25°C
50°C
75°C
100°C
125°C
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
5
1KHz ± 100Hz at 1.0 ± 0.2 Vrms
<
10uF (10 V min.)
1KHz ± 100Hz at 0.5 ± 0.1 Vrms
<
10uF (6.3V max.)
120Hz ± 24Hz at 0.5 ± 0.1 Vrms
10uF
All components in this section are RoHS compliant per the EU directives and definitions.
*
Test parameters for High Value Caps - X7R, X5R and Y5V:
【Android 开发学习之路】一 -- Android开发环境搭建
公司要开发Android的车载项目,之前并没有Android的开发经验,Linux的开发经验也不咋够。为了能够掌握一些Android的基本开发技能,需要学习练习一下。 关于环境的选择,手头是有一块飞凌 ......
Bingqi23 Linux开发
关于芯片退耦电容布线的一点点小疑问。
布线过程中,有时因为芯片的电源和地管脚排布较远,所以在连接退耦电容的时候往往只能顾及一边。我见过的几个老师傅基本上都是像我图中画的那样将退耦电容放在离IC得VCC较近的位置,然后IC的地 ......
季yy PCB设计
再问一个问题,我是初学者,别见笑
感谢楼主和其他朋友对小弟上一个问题帮助!!有哪位大虾知道自动控制增益的芯片么,我采集的信号动态范围很大,近距离不用放大信号就饱和了,远距离信号又很小淹没在噪声里,现在滤波已经解决, ......
fengshu DSP 与 ARM 处理器
请教三极管在这里的作用
见附图...
dc0556 模拟电子
编译内核容易出错,怎么办?
嵌入式开发时,为目标机编译linux内核,因为本人个人水平实在有限,总是出错,除了大力加强硬件知识,各位大虾有什么速成的办法,可以临时解决我嵌入式系统开发时的问题?...
liuyanying 嵌入式系统
电源设计问题
使用TPS767D给FPGA提供3.3V和2.5V电源,功耗怎不算,热设计如何做,PCB布局如何做,有哪些资料可以参考,请广大同仁给予解答,谢谢...
zx3044 模拟与混合信号

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 625  1429  614  315  272  13  29  7  6  31 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved