1GB, 2GB, 4GB (x64, SR) 204-Pin DDR3L SODIMM
Features
1.35V DDR3L SDRAM SODIMM
MT8KTF12864HZ – 1GB
MT8KTF25664HZ – 2GB
MT8KTF51264HZ – 4GB
Features
• DDR3L functionality and operations supported as
defined in the component data sheet
• 204-pin, small-outline dual in-line memory module
(SODIMM)
• Fast data transfer rates: PC3-14900, PC3-12800,
PC3-10600, PC3-8500, or PC3-6400
• 1GB (128 Meg x 64), 2GB (256 Meg x 64), 4GB (512
Meg x 64)
• V
DD
= 1.35V (1.283–1.45V)
• V
DD
= 1.5V (1.425–1.575V)
• Backward compatible with standard 1.5V (±0.075V)
DDR3 systems
• V
DDSPD
= 3.0–3.6V
• Nominal and dynamic on-die termination (ODT) for
data, strobe, and mask signals
• Single rank
• Fixed burst chop (BC) of 4 and burst length (BL) of 8
via the mode register set (MRS)
• On-board I
2
C serial presence-detect (SPD) EEPROM
• Gold edge contacts
• Halogen-free
• Fly-by topology
• Terminated control, command, and address bus
Table 1: Key Timing Parameters
Data Rate (MT/s)
Speed
Industry
Grade Nomenclature
-1G9
-1G6
-1G4
-1G1
-1G0
-80B
PC3-14900
PC3-12800
PC3-10600
PC3-8500
PC3-8500
PC3-6400
CL =
13
1866
–
–
–
–
–
CL =
11
1600
1600
–
–
–
–
CL =
10
1333
1333
1333
–
–
–
t
RCD
t
RP
t
RC
Figure 1: 204-Pin SODIMM (MO-268 R/C B2, B4)
Module height: 30mm (1.181in)
Options
• Operating temperature
– Commercial (0°C
≤
T
A
≤
+70°C)
• Package
– 204-pin DIMM (halogen-free)
• Frequency/CAS latency
– 1.07ns @ CL = 13 (DDR3-1866)
– 1.25ns @ CL = 11 (DDR3-1600)
– 1.5ns @ CL = 9 (DDR3-1333)
– 1.87ns @ CL = 7 (DDR3-1066)
Marking
None
Z
-1G9
-1G6
-1G4
-1G1
CL = 9
1333
1333
1333
–
–
–
CL = 8
1066
1066
1066
1066
1066
–
CL = 7
1066
1066
1066
1066
–
–
CL = 6
800
800
800
800
800
800
CL = 5
667
667
667
667
667
667
(ns)
13.125
13.125
13.125
13.125
15
15
(ns)
13.125
13.125
13.125
13.125
15
15
(ns)
47.125
48.125
49.125
50.625
52.5
52.5
PDF: 09005aef84577368
ktf8c128_256_512x64hz.pdf - Rev. J 8/14 EN
1
Products and specifications discussed herein are subject to change by Micron without notice.
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
1GB, 2GB, 4GB (x64, SR) 204-Pin DDR3L SODIMM
Features
Table 2: Addressing
Parameter
Refresh count
Row address
Device bank address
Device configuration
Column address
Module rank address
1GB
8K
16K A[13:0]
8 BA[2:0]
1Gb (128 Meg x 8)
1K A[9:0]
1 S0#
2GB
8K
32K A[14:0]
8 BA[2:0]
2Gb (256 Meg x 8)
1K A[9:0]
1 S0#
4GB
8K
64K A[15:0]
8 BA[2:0]
4Gb (512 Meg x 8)
1K A[9:0]
1 S0#
Table 3: Part Numbers and Timing Parameters – 1GB Modules
Base device: MT41K128M8,
1
1Gb 1.35V DDR3L SDRAM
Module
2
Part Number
Density
Configuration
MT8KTF12864HZ-1G6__
MT8KTF12864HZ-1G4__
MT8KTF12864HZ-1G1__
1GB
1GB
1GB
128 Meg x 64
128 Meg x 64
128 Meg x 64
Module
Bandwidth
12.8 GB/s
10.6 GB/s
8.5 GB/s
Memory Clock/
Data Rate
1.25ns/1600 MT/s
1.5ns/1333 MT/s
1.87ns/1066 MT/s
Clock Cycles
(CL-
t
RCD-
t
RP)
11-11-11
9-9-9
7-7-7
Table 4: Part Numbers and Timing Parameters – 2GB Modules
Base device: MT41K256M8,
1
2Gb 1.35V DDR3L SDRAM
Module
2
Part Number
Density
Configuration
MT8KTF25664HZ-1G6__
MT8KTF25664HZ-1G4__
MT8KTF25664HZ-1G1__
2GB
2GB
2GB
256 Meg x 64
256 Meg x 64
256 Meg x 64
Module
Bandwidth
12.8 GB/s
10.6 GB/s
8.5 GB/s
Memory Clock/
Data Rate
1.25ns/1600 MT/s
1.5ns/1333 MT/s
1.87ns/1066 MT/s
Clock Cycles
(CL-
t
RCD-
t
RP)
11-11-11
9-9-9
7-7-7
Table 5: Part Numbers and Timing Parameters – 4GB Modules
Base device: MT41K512M8,
1
4Gb 1.35V DDR3L SDRAM
Module
2
Part Number
Density
Configuration
MT8KTF51264HZ-1G9__
MT8KTF51264HZ-1G6__
MT8KTF51264HZ-1G4__
MT8KTF51264HZ-1G1__
Notes:
4GB
4GB
4GB
4GB
512 Meg x 64
512 Meg x 64
512 Meg x 64
512 Meg x 64
Module
Bandwidth
14.9 GB/s
12.8 GB/s
10.6 GB/s
8.5 GB/s
Memory Clock/
Data Rate
1.07ns/1866 MT/s
1.25ns/1600 MT/s
1.5ns/1333 MT/s
1.87ns/1066 MT/s
Clock Cycles
(CL-
t
RCD-
t
RP)
13-13-13
11-11-11
9-9-9
7-7-7
1. The data sheet for the base device can be found on Micron’s web site.
2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions.
Consult factory for current revision codes. Example: MT8KSF51264HZ-1G6N1.
PDF: 09005aef84577368
ktf8c128_256_512x64hz.pdf - Rev. J 8/14 EN
2
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
1GB, 2GB, 4GB (x64, SR) 204-Pin DDR3L SODIMM
Pin Assignments
Pin Assignments
Table 6: Pin Assignments
204-Pin DDR3 SODIMM Front
Pin
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
Symbol
V
REFDQ
V
SS
DQ0
DQ1
V
SS
DM0
V
SS
DQ2
DQ3
V
SS
DQ8
DQ9
V
SS
DQS1#
DQS1
V
SS
DQ10
DQ11
V
SS
DQ16
DQ17
V
SS
DQS2#
DQS2
V
SS
DQ18
Pin
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
Symbol
DQ19
V
SS
DQ24
DQ25
V
SS
DM3
V
SS
DQ26
DQ27
V
SS
CKE0
V
DD
NC
BA2
V
DD
A12
A9
V
DD
A8
A5
V
DD
A3
A1
V
DD
CK0
CK0#
Pin
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
151
153
155
Symbol
V
DD
A10
BA0
V
DD
WE#
CAS#
V
DD
A13
NC
V
DD
NC
V
SS
DQ32
DQ33
V
SS
DQS4#
DQS4
V
SS
DQ34
DQ35
V
SS
DQ40
DQ41
V
SS
DM5
V
SS
Pin
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
201
203
–
–
Symbol
DQ42
DQ43
V
SS
DQ48
DQ49
V
SS
DQS6#
DQS6
V
SS
DQ50
DQ51
V
SS
DQ56
DQ57
V
SS
DM7
V
SS
DQ58
DQ59
V
SS
SA0
V
DDSPD
SA1
V
TT
–
–
Pin
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
Symbol
V
SS
DQ4
DQ5
V
SS
DQS0#
DQS0
V
SS
DQ6
DQ7
V
SS
DQ12
DQ13
V
SS
DM1
RESET#
V
SS
DQ14
DQ15
V
SS
DQ20
DQ21
V
SS
DM2
V
SS
DQ22
DQ23
204-Pin DDR3 SODIMM Back
Pin
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
Symbol
V
SS
DQ28
DQ29
V
SS
DQ3#
DQ3
V
SS
DQ30
DQ31
V
SS
NC
V
DD
NF/A15
1
NF/A14
2
V
DD
A11
A7
V
DD
A6
A4
V
DD
A2
A0
V
DD
CK1
CK1#
Pin
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
Symbol
V
DD
BA1
RAS#
V
DD
S0#
ODT0
V
DD
NC
NC
V
DD
V
REFCA
V
SS
DQ36
DQ37
V
SS
DM4
V
SS
DQ38
DQ39
V
SS
DQ44
DQ45
V
SS
DQS5#
DQS5
V
SS
Pin
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
–
–
Symbol
DQ46
DQ47
V
SS
DQ52
DQ53
V
SS
DM6
V
SS
DQ54
DQ55
V
SS
DQ60
DQ61
V
SS
DQS7#
DQS7
V
SS
DQ62
DQ63
V
SS
NF
SDA
SCL
V
TT
–
–
Notes:
1. Pin 78 is NF for 1GB and 2GB; A15 for 4GB.
2. Pin 80 is NF for 1GB; A14 for 2GB and 4GB.
PDF: 09005aef84577368
ktf8c128_256_512x64hz.pdf - Rev. J 8/14 EN
3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
1GB, 2GB, 4GB (x64, SR) 204-Pin DDR3L SODIMM
Pin Descriptions
Pin Descriptions
The pin description table below is a comprehensive list of all possible pins for all DDR3
modules. All pins listed may not be supported on this module. See Pin Assignments for
information specific to this module.
Table 7: Pin Descriptions
Symbol
Ax
Type
Input
Description
Address inputs:
Provide the row address for ACTIVE commands, and the column ad-
dress and auto precharge bit (A10) for READ/WRITE commands, to select one location
out of the memory array in the respective bank. A10 sampled during a PRECHARGE
command determines whether the PRECHARGE applies to one bank (A10 LOW, bank
selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code
during a LOAD MODE command. See the Pin Assignments table for density-specific ad-
dressing information.
Bank address inputs:
Define the device bank to which an ACTIVE, READ, WRITE, or
PRECHARGE command is being applied. BA define which mode register (MR0, MR1,
MR2, or MR3) is loaded during the LOAD MODE command.
Clock:
Differential clock inputs. All control, command, and address input signals are
sampled on the crossing of the positive edge of CK and the negative edge of CK#.
Clock enable:
Enables (registered HIGH) and disables (registered LOW) internal circui-
try and clocks on the DRAM.
Data mask (x8 devices only):
DM is an input mask signal for write data. Input data
is masked when DM is sampled HIGH, along with that input data, during a write ac-
cess. Although DM pins are input-only, DM loading is designed to match that of the
DQ and DQS pins.
On-die termination:
Enables (registered HIGH) and disables (registered LOW) termi-
nation resistance internal to the DDR3 SDRAM. When enabled in normal operation,
ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input
will be ignored if disabled via the LOAD MODE command.
Parity input:
Parity bit for Ax, RAS#, CAS#, and WE#.
Command inputs:
RAS#, CAS#, and WE# (along with S#) define the command being
entered.
Reset:
RESET# is an active LOW asychronous input that is connected to each DRAM
and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitial-
ized as though a normal power-up was executed.
Chip select:
Enables (registered LOW) and disables (registered HIGH) the command
decoder.
Serial address inputs:
Used to configure the temperature sensor/SPD EEPROM ad-
dress range on the I
2
C bus.
Serial clock for temperature sensor/SPD EEPROM:
Used to synchronize communi-
cation to and from the temperature sensor/SPD EEPROM on the I
2
C bus.
Check bits:
Used for system error detection and correction.
Data input/output:
Bidirectional data bus.
Data strobe:
Differential data strobes. Output with read data; edge-aligned with
read data; input with write data; center-aligned with write data.
BAx
Input
CKx,
CKx#
CKEx
DMx
Input
Input
Input
ODTx
Input
Par_In
RAS#, CAS#, WE#
RESET#
Input
Input
Input
(LVCMOS)
Input
Input
Input
I/O
I/O
I/O
Sx#
SAx
SCL
CBx
DQx
DQSx,
DQSx#
PDF: 09005aef84577368
ktf8c128_256_512x64hz.pdf - Rev. J 8/14 EN
4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
1GB, 2GB, 4GB (x64, SR) 204-Pin DDR3L SODIMM
Pin Descriptions
Table 7: Pin Descriptions (Continued)
Symbol
SDA
TDQSx,
TDQSx#
Type
I/O
Output
Description
Serial data:
Used to transfer addresses and data into and out of the temperature sen-
sor/SPD EEPROM on the I
2
C bus.
Redundant data strobe (x8 devices only):
TDQS is enabled/disabled via the LOAD
MODE command to the extended mode register (EMR). When TDQS is enabled, DM is
disabled and TDQS and TDQS# provide termination resistance; otherwise, TDQS# are
no function.
Err_Out#
EVENT#
V
DD
V
DDSPD
V
REFCA
V
REFDQ
V
SS
V
TT
NC
NF
Output
Parity error output:
Parity error found on the command and address bus.
(open drain)
Output
Temperature event:
The EVENT# pin is asserted by the temperature sensor when crit-
(open drain) ical temperature thresholds have been exceeded.
Supply
Supply
Supply
Supply
Supply
Supply
–
–
Power supply:
1.35V (1.283–1.45V) backward-compatible to 1.5V (1.425–1.575V). The
component V
DD
and V
DDQ
are connected to the module V
DD
.
Temperature sensor/SPD EEPROM power supply:
3.0–3.6V.
Reference voltage:
Control, command, and address V
DD
/2.
Reference voltage:
DQ, DM V
DD
/2.
Ground.
Termination voltage:
Used for control, command, and address V
DD
/2.
No connect:
These pins are not connected on the module.
No function:
These pins are connected within the module, but provide no functional-
ity.
PDF: 09005aef84577368
ktf8c128_256_512x64hz.pdf - Rev. J 8/14 EN
5
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
