Re-Configurable 5 Output CMOS Oscillator Applications
•
•
•
•
•
•
•
Fixed & Re-Configurable Multi-Frequency Oscillator
Intuitive software and I
2
C interface
Easily update system
Software flexible, quick upgrades and changes
Industry-standard packaging saves on board space
Mult. outputs 1 pkg vs. mult. osc & assoc. comp.
Increased integration
•
•
•
•
•
CARDINAL COMPONENTS
High-end multimedia
Communications
Industrial
A/D converters
Consumer Applications
Series
CCE5RC
Part Numbering Example: CCE5RC 1A 200.0 / 150.0 / 125.0 / 100.0 / 75.0
CCE5RC
SERIES
1A
200
150
125
100
75
PACKAGE STYLE
FREQUENCY A
1A=14 pin dip
0.2 - 200 MHz
9=9.6x11.4 SMD
FREQUENCY B
0.2 - 200 MHz
FREQUENCY C FREQUENCY D FREQUENCY E
0.2 - 200 MHz
0.2 - 200 MHz
25 - 200 MHz
Specifications:
Frequency Range:
Output A CMOS
Output B CMOS
Output C CMOS
Output D CMOS
Output E CMOS
Available Stability Options:
Supply Voltage:
Operating Temperature
Range Options:
Storage Temperature:
Duty Cycle:
Start-Up Time:
Aging (PPM/1st Year):
Ta=25C, Vdd=3.3V
Static Discharge Voltage
Mil-Std 883, method 3015
Output Load:
CMOS, < 40 MHz
CMOS, > 40 MHz
Output Level:
Packaging:
Min
0.2
0.2
0.2
0.2
25
-50
3.135
-40
Typ
Max
200
200
200
200
200
50
Unit
MHz
MHz
MHz
MHz
MHz
ppm
V
°C
3.3
3.465
85
-55
40
45
3
125
60
55
10
±5
°C
%
%
mS
2000
V
30
15
CMOS
25 / Tube
Tape & Reel
pF
pF
14 pin
SMD
Notes: Recommended .01
µF
bypass capacitor from Vcc to GND. Capacitor should be as close to oscillator as possible.
155 Route 46 West
Wayne, NJ 07470
Rev:
M-090414-14
Cardinal Components, Inc.
M-39
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
Re-Configurable 5 Output CMOS Oscillator
Electrical Characteristics
D
ESCRIPTION
Ioh
Iol
Vih
Vil
Iih
Iil
Ioz
Idd
Output High Current
Output Low Current
High Level Input Voltage
Low-Level Input Voltage
Input High Current
Input Low Current
Output Leakage Current
Total Power Supply Current
CARDINAL COMPONENTS
Series
CCE5RC
C
ONDITIONS
Voh = (L)Vdd - 0.5, (L)Vdd = 3.3 V
Vol = .5, (L)Vdd = 3.3 V
CMOS levels, % of Vdd
CMOS levels, % of Vdd
Vin = AVdd - 0.3 V
Vin = + 0.3 V
tri-state outputs
Example 1:
1 output@200 MHz; 1 output@66.666 MHz
1 output@100 MHz; 1 output@50 MHz
1 output@25 MHz
Example 2:
1 output@200 Mhz; 1 output@155.52 MHz
1 output@100 Mhz; 1 output@77.76 MHz
1 output@50 Mhz
Shutdown active
M
IN
12
12
0.7
T
YP
24
24
M
AX
U
NIT
mA
mA
V
0.3
<1
<1
10
10
10
29
V
µA
µA
µA
mA
59
mA
Idds
Shutdown Power Supply Curr
5
20
µA
Output Clock Switching Characteristics
D
ESCRIPTION
1/t1
t3
t4
t5
t6
Output Frequency
Rising Edge Slew Rate
Falling Edge Slew Rate
Output tri-state timing
after SD/OE switches
Clock Jitter
measured at Vdd/2
Frequency Switch Time
C
ONDITIONS
Clock output limit, CMOS, Commercial
Output clock rise time, 20% – 80% Vdd
Output clock fall time, 20% – 80% Vdd
Time for output to enter/leave tri-state mode
Peak-to-Peak period jitter, CLK outputs
Change time
M
IN
0.75
0.75
T
YP
1.4
1.4
150
200
2
M
AX
200
U
NIT
MHz
nS
nS
300
nS
pS
4
ms
155 Route 46 West
Wayne, NJ 07470
Rev:
M-090414-14
Cardinal Components, Inc.
M-40
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
CARDINAL COMPONENTS
DIP
PIN FUNCTION
PIN 1 OE (CONNECT TO VDD)
PIN 2 SUSPEND (CONNECT TO GND)
PIN 3 VDD
PIN 4 CLK C OUTPUT
PIN 5 CONNECT TO PIN 6
PIN 6 CONNECT TO PIN 5
PIN 7 GND
PIN 8 FACTORY USE (MAKE NO CONNECTION)
PIN 9 CLK D OUTPUT
PIN10 CLK E OUTPUT
PIN 11 SDAT
PIN 12 SCLK
PIN 13 CLK A OUTPUT
PIN 14 CLK B OUTPUT
SMD
PIN FUNCTION
PIN 1 FACTORY USE (MAKE NO CONNECTION)
PIN 2 OE
PIN 3 VDD
PIN 4 CLK C OUTPUT
PIN 5 CONNECT TO PIN 6
PIN 6 CONNECT TO PIN 5
PIN 7 GND
PIN 8 FACTORY USE (MAKE NO CONNECTION)
PIN 9 CLK D OUTPUT
PIN10 CLK E OUTPUT
PIN 11 SCLK
PIN 12 SDAT
PIN 13 CLK A OUTPUT
PIN 14 CLK B OUTPUT
Dimensions in mm
Recommended solder pad layout
Note1:
For proper operation pin 5 must be connected to pin 6
155 Route 46 West
Wayne, NJ 07470
Cardinal Components, Inc.
M-42
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
CARDINAL COMPONENTS
Series
Flash Programmability:
CCE5RC
Non-Volatile programming enables easy customization, ultrafast turnaround, performance tweaking, design timing
margin testing, inventory control, lower part count, and more secure product supply. In addition, any part in the family
can also be programmed multiple times, which reduces programming errors and provides an easy upgrade path for
existing designs.
Feature of the I
2
C-bus:
• Only two bus lines are required; a serial data line (SDA) and a serial clock line (SCL)
• Each device connected to the bus is software addressable by a unique address and simple master/slave relationship exist
at all times; master can operate as a master- transmitter or as master-receivers
• It’s a true multi-master bus including collision detection and arbitration to prevent data corruption if two or more
master simultaneously initiate data transfer
• Serial 8-bit oriented, bidirectional data transfers can be made at up to 100 Kbit/s in the standard mode, up to 400 kbit/s
in the fast-mode, or up to 3.4 Mbit/s in the High-speed mode
Designer Benefits:
I
2
C bus compatible In Circuit Reconfigurable Oscillator “ICRO” allow a system design to rapidly progress directly from
a functional block diagram to a prototype. Moreover, since they ‘clip’ directly onto the I
2
C bus without any additional
external interfacing, they allow a prototype system to be modified or upgraded simply by ‘clipping’ or ‘unclipping’
ICRO to or from the bus.
Here are some of the feature of I
2
C- bus compatible ICRO which are particularly attractive to designer
• Functional blocks on the block diagram correspond with the actual ICRO designs proceed rapidly from block diagram
to final schematic
• No need to design bus interfaces because the I
2
C-bus interface is already integrated on the ICRO
• Integrated addressing and data-transfer protocol allow systems to be completely software-defined
• The same ICRO types can often be used in many different applications
• Design-time reduces as designers quickly become familiar with the frequently used functional book represented by I
2
C-
bus compatible and ICRO
• ICRO can be added to or remove from system without affecting any other circuits on the bus
In addition to these advantages, the CMOS ICRO in the I
2
C-bus compatible range offer designers special feature which
are particularly attractive for portable equipment and battery-backed systems.
They All Have:
• Extremely low current consumption
• High Noise immunity
• Wide operating temperature range
Manufacturer Benefits
I
2
C-bus compatible ICRO don’t only assist designer, they also give a wider range of benefits to the equipment
manufacturer because:
• The simple 2-wire serial I
2
C bus minimizes interconnections so ICRO have fewer pins and there are not so many PCB
tracks; result- smaller and less expensive PCBs
• The completely integrated I
2
C-bus protocol eliminates the need for address decoders and other ‘glue logic’
• The multi-master capability of the I
2
C-bus allows rapid testing and alignment of end-user equipment via external
connections to an assembly line
• I
2
C-bus handbook, I
2
C Website: www.semiconductors.philips.com/I2C
155 Route 46 West
Wayne, NJ 07470
Cardinal Components, Inc.
M-43
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
