电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

XC6121C334MR-G

产品描述Power Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO5, ANTIMONY AND HALOGEN FREE, ROHS COMPLIANT, SOT-25, 5 PIN
产品类别电源/电源管理    电源电路   
文件大小465KB,共26页
制造商TOREX(特瑞仕)
官网地址http://www.torex.co.jp/chinese/
标准
下载文档 详细参数 全文预览

XC6121C334MR-G概述

Power Supply Management Circuit, Fixed, 1 Channel, CMOS, PDSO5, ANTIMONY AND HALOGEN FREE, ROHS COMPLIANT, SOT-25, 5 PIN

XC6121C334MR-G规格参数

参数名称属性值
是否Rohs认证符合
Objectid2043370107
包装说明LSSOP, TSOP5/6,.11,37
Reach Compliance Codecompliant
Country Of OriginJapan
ECCN代码EAR99
YTEOL7.45
其他特性DETECT THRESHOLD VOLTAGE IS 3.4V
可调阈值NO
模拟集成电路 - 其他类型POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 代码R-PDSO-G5
JESD-609代码e3
长度2.9 mm
湿度敏感等级1
信道数量1
功能数量1
端子数量5
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码LSSOP
封装等效代码TSOP5/6,.11,37
封装形状RECTANGULAR
封装形式SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)260
电源1/6 V
认证状态Not Qualified
座面最大高度1.3 mm
最大供电电流 (Isup)0.018 mA
最大供电电压 (Vsup)6 V
最小供电电压 (Vsup)1 V
标称供电电压 (Vsup)2 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层TIN
端子形式GULL WING
端子节距0.95 mm
端子位置DUAL
阈值电压标称+3.4V
处于峰值回流温度下的最长时间10
宽度1.6 mm

文档预览

下载PDF文档
XC6121/XC6122
XC6123/XC6124
Series
■GENERAL
DESCRIPTION
ETR0209-011b
Voltage Detector with Watchdog Function and ON/OFF Control (V
DF
=1.6V~5.0V)
The XC6121/XC6122/XC6123/XC6124 series is a group of high-precision, low current consumption voltage detectors with
watchdog functions incorporating CMOS process technology. The series consist of a reference voltage source, delay circuit,
comparator, and output driver. With the built-in delay circuit, the series do not require any external components to output
signals with release delay time. The output type is V
DFL
low when detected. The EN/ENB pin can control ON and OFF of the
watchdog functions. By setting the EN/ENB pin to low or high level, the watchdog function can be OFF while the voltage
detector remains operation. Since the EN/ENB pin of the XC6122 and XC6124 series is internally pulled up to the V
IN
pin or
pulled down to the V
SS
pin, these series can be used with the EN/ENB pin left open when the watchdog functions is used. The
detect voltages are internally fixed 1.6V ~ 5.0V in increments of 0.1V, using laser trimming technology. Six watchdog timeout
periods are available in a range from 50ms to 1.6s. Five release delay times are available in a range from 3.13ms to 400ms.
■APPLICATIONS
●Microprocessor
watchdog monitoring
and reset circuits
●Memory
battery backup circuits
●System
power-on reset circuits
●Power
failure detection
■FEATURES
Detect Voltage Range
Hysteresis Width
Operating Voltage Range
Detect Voltage Temperature
Characteristics
: +100ppm/
O
C (TYP.)
Output Configuration
: N-channel open drain
Watchdog Pin
: Watchdog input
If watchdog input maintains ‘H’ or
‘L’ within the watchdog timeout
period, a reset signal is output
from the RESETB pin.
EN/ENB Pin
: When the EN/ENB pin voltage is
set to low or high level, the
watchdog function is forced off.
Release Delay Time
: 400ms, 200ms, 100ms, 50ms,
3.13ms (TYP.)
Watchdog Timeout Period
: 1.6s, 800ms, 400ms, 200ms,
100ms, 50ms (TYP.)
Operating Ambient Temperature
: -40℃~ +85℃
Packages
: SOT-25, USP-6C
Environmentally Friendly
: EU RoHS Compliant, Pb Free
: 1.6V ~ 5.0V, +2%
(0.1V increments)
: V
DFL
x 5% (TYP.)
: 1.0V ~ 6.0V
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
●Supply
Current vs. Input Voltage
XC6121½XC6124(V
DF
=2.7V)
14.0
Ta=85℃
(μA)
Supply Current: I
SS
12.0
10.0
8.0
6.0
4.0
2.0
0
0
1
2
3
4
Input Voltage: V
IN
(V)
5
6
Ta=25℃
Ta=-40℃
1/26
ESD经典解答
分享一个ESD经典解答得资料,共同学习!@...
huneybin 电源技术
程序生成的时候出现了错误,不知道是为什么?
编译都是对的,不知道为什么生成不了文件254039254039254039254039 ...
Ivanka 51单片机
关于程序的优化问题
用keil或IAR编程,发现很难使用其优化功能,一使用程序就不能正常运行,尤其是高级别的优化。我想是不是应该在程序中做相应的指示说明,但具体又不知道该怎么做。希望有这方面经验的给指教指教 ......
dlyltm 微控制器 MCU
三角波比较法PWM跟踪算法
最新在学习PWM电流跟踪这块,有个在APF中常用的三角波比较法PWM跟踪算法,我的程序思路是设置2812计数器增减计数,上溢中断和下溢中断,在中断中采样输出电流,然后和电流指令信号比较,经PI控 ......
xzyxtt DSP 与 ARM 处理器
IP核互连策略及规范
随着超深亚微米工艺的发展, IC设计能力与工艺能力极大提高,采用SoC(System on Chip)将微处理器、IP核、存储器及各种接口集成在单一芯片上,已成为目前IC设计及嵌入式系统发展的趋势和主流。 ......
eeleader FPGA/CPLD
芯片电源管脚去耦电容与过孔位置的影响研究
3188631、 论题:PCB设计时,芯片的电源管脚通常需要添加0.1uF去耦电容,去耦电容放在管脚附近,在附近打一个过孔至电源层,将电源引入芯片。经常考虑的一个问题是,PCB表层走线时电源走线有两 ......
zhengzhiyi312 PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 130  1360  2664  2004  604  12  9  41  22  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved