电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

Y0076V0103BB0L

产品描述Array/Network Resistor, Divider, Metal Foil, 0.2W, 2000ohm, 200V, 0.1% +/-Tol, 2ppm/Cel, Through Hole Mount, 4019, RADIAL LEADED
产品类别无源元件    电阻器   
文件大小458KB,共5页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 全文预览

Y0076V0103BB0L概述

Array/Network Resistor, Divider, Metal Foil, 0.2W, 2000ohm, 200V, 0.1% +/-Tol, 2ppm/Cel, Through Hole Mount, 4019, RADIAL LEADED

Y0076V0103BB0L规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
包装说明RADIAL LEADED
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性NON-INDUCTIVE, PRECISION
构造Hermetically Sealed
第一元件电阻2000 Ω
JESD-609代码e0
引线长度19.05 mm
引线间距2.54 mm
制造商序列号VHD144
安装特点THROUGH HOLE MOUNT
网络类型DIVIDER
元件数量2
功能数量1
端子数量3
最高工作温度150 °C
最低工作温度-55 °C
封装高度13.33 mm
封装长度10.11 mm
封装形状RECTANGULAR PACKAGE
封装形式PCB Mount
封装宽度4.7 mm
包装方法BULK
额定功率耗散 (P)0.2 W
额定温度70 °C
电阻2000 Ω
电阻器类型ARRAY/NETWORK RESISTOR
第二/最后一个元素电阻3000 Ω
系列VHD144
尺寸代码4019
表面贴装NO
技术METAL FOIL
温度系数2 ppm/°C
端子面层Tin/Lead (Sn/Pb)
端子形状WIRE
容差0.1%
工作电压200 V

文档预览

下载PDF文档
VHD200, VHD144
Vishay Foil Resistors
Bulk Metal
®
Foil Hermetically sealed, Small Package,
Voltage Dividers with TCR Tracking of 0.1 ppm/°C
and Tolerance Match down to 0.001 %
FEATURES
Temperature coefficient of resistance (TCR):
Any value at any ratio available within resistance range
Vishay Models VHD200 and VHD144 are hermetic versions
of the molded divider 300144. The difference between them
is that the VHD144 has the full power rating of the 300144
while the VHD200 has a reduced power rating in exchange
for a full spectrum of values without the time delay for new
artwork (for values not yet tooled) and without NRE charges.
Further, the VHD200 is oil filled, providing additional
moisture protection and allowing considerable improvement
in ratio match and TCR tracking.
The value of the hermetic enclosure over the molded part is
in the long term performance. Moisture and oxygen both
pass through plastic and both contribute to long term
degradation of resistive elements. Divider ratios of 1:1 are
not as likely to lose ratio with time but as the ratios become
greater, the imbalance of power has more effect on the ratio
stability and the hermetic enclosure becomes of paramount
importance.
Our Application Engineering Department is available to
advise and make recommendations. For non-standard
technical requirements and special applications. Please
contact us.
Absolute: ± 2 ppm/°C typical
Pb-free
(- 55 °C to + 125 C, 25 °C ref.)
Available
Tracking: 0.1 ppm/°C typical
RoHS*
COMPLIANT
Tolerance:
absolute to ± 0.005 %
match to 0.001 %
Power rating: VHD144 0.2 W at 70 °C (see table 1)
VHD200 0.1 W at 70 °C (see table 1)
Ratio stability: < 0.001 % (10 ppm) 0.2 W at 70 °C for 2000 h
Electrostatic discharge (ESD) above 25 000 V
Non inductive, non capacitive design
Rise time: 1 ns without ringing
Current noise: < - 40 dB
Thermal EMF: 0.05 µV/°C typical
Voltage coefficient: < 0.1 ppm/V
Non inductive: 0.08 µH
Non hot spot design
Terminal finishes available: lead (Pb)-free
tin/lead alloy
Any value available within resistance range (e.g. 1K234)
Prototype samples available from 48 h. For more
information, please contact
foil@vishaypg.com
For better performances, please contact us
R
2
R
1
-
+
V
in
V
out
VHD200,
VHD144
TABLE 1 - VHD200 AND VHD144 SPECIFICATIONS
VISHAY
MODEL
RESISTANCE
RATIO
AVAILABLE
1)
(Ω)
POWER
RATING
3), 6)
STANDARD RESISTANCE
TOLERANCE
ABSOLUTE
AVAILABLE TO
± 0.005 %
SHELF
TCR
LIFE
TRACKING
STABILITY
MATCH
AVAILABLE TO
(ppm/yr)
AVAILABLE TO
0.001 %
0.1 ppm/°C
< 0.5 ppm/°C
for like values
< 1 ppm/°C
standard
R
2
-
P
2
=
------------------
P
R
1
+
R
2
5
VHD200
2)
Any value from
100
Ω
to 20K
per side
0.1 W at + 25 °C (for the entire resistive
element R
1
+ R
2
) divided proportionally
between the two elements (over 10K).
4)
0.2 W at + 70 °C (for the entire resistive
element R
1
+ R
2
) divided proportionally
between the two elements.
VHD144
5)
± 0.005 %
0.005 %
5
Notes
1. For resistance ratios outside the range, contact Vishay’s
Applications Engineering Department.
2. The VHD200 is available in any required ratio between the
resistance values of 100
Ω
and 20 kΩ, such that R
1
can be any
value between 100
Ω
and 20 kΩ and R
2
can also be any value
between 100
Ω
and 20 kΩ.
3. Power is proportional to the divider ratio.
Example: In a VHD144 (1K/10K dual), the power rating would be
18 mW on the 1K and 182 mW on the 10K, for a total of 200 mW
on R
1
+ R
2
.
R
1
-
P
1
=
------------------
P
R
1
+
R
2
4. For power rating of values below 10K, contact the applications
engineering department.
5. Any value from 100
Ω
to 20 kΩ inclusive is available with some
derating of power.
6. Maximum voltage is 200 V.
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 63036
Revision: 23-Mar-10
For any questions, contact:
foil@vishaypg.com
www.foilresistors.com
1
延时程序不准确.难道真是我的计算方法有问题???
在Kiel做仿真测试:芯片AT89C51,振荡频率设置为12MHz 一个指令周期为振荡频率的1/12,所以为1MHz,对其取倒数既1*10^-6s为其一个指令执行时间. 我们用DJNZ来做延时,因为指令要消耗2个指令周期,所 ......
5684326 嵌入式系统
【福利贴】购买吉时利指定型号数字源表送iPad Pro、无人机等
最近大家有采购仪器的需求吗?如果有的话,看看这个优惠活动吧!帮您解决IV测试难题 再送您iPad Pro 300718SMU源测量单元集我们所了解的工程仪器应具备的特色功能于一身,提供难以比肩的性能。 ......
eric_wang 能源基础设施
【晒样片】+漫漫人生路之TI样片之旅
本帖最后由 ldxywdg 于 2014-12-29 13:25 编辑 {:1_90:}第一次申请TI样片。从申请到发货,表示心情很激动!速度那可是不“漫漫”哦! TI 样片免费申请,晒样片赢好礼! 网址:https:// ......
ldxywdg TI技术论坛
UDP数据包是先传包头还是先传数据呢?
有大侠搞过吗?请指教!...
eeleader FPGA/CPLD
当周期信号上升沿来时,如何用时钟对其进行计数
当posedin 上升沿来临时,如何用clk_in信号对其计数,在posedin 一个周期内,当计数到4时,计数置0。174309...
xaorry FPGA/CPLD
认识宽带GSPS ADC中的无杂散动态范围
作者:Ian Beavers | Electronic Design 在为高性能系统选择宽带模数转换器(ADC)时,需要考虑多种模拟输入参数,比如,ADC分辨率、采样速率、信噪比(SNR)、有效位数(ENOB)、输入带宽、无杂散 ......
nmg ADI 工业技术

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2329  1977  565  2501  2145  33  47  1  15  17 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved