电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74ACQ544SC

产品描述IC transceiver 8bit N-inv 24soic
产品类别逻辑    逻辑   
文件大小85KB,共9页
制造商Fairchild
官网地址http://www.fairchildsemi.com/
下载文档 详细参数 全文预览

74ACQ544SC概述

IC transceiver 8bit N-inv 24soic

74ACQ544SC规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Fairchild
零件包装代码SOIC
包装说明0.300 INCH, MS-013, SOIC-24
针数24
Reach Compliance Codecompliant
其他特性WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型INDEPENDENT CONTROL
计数方向BIDIRECTIONAL
系列AC
JESD-30 代码R-PDSO-G24
JESD-609代码e0
长度15.4 mm
逻辑集成电路类型REGISTERED BUS TRANSCEIVER
最大I(ol)0.012 A
位数8
功能数量1
端口数量2
端子数量24
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性INVERTED
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP24,.4
封装形状RECTANGULAR
封装形式SMALL OUTLINE
电源3.3/5 V
Prop。Delay @ Nom-Sup12 ns
传播延迟(tpd)12.5 ns
认证状态Not Qualified
座面最大高度2.65 mm
最大供电电压 (Vsup)6 V
最小供电电压 (Vsup)2 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
翻译N/A
宽度7.5 mm
Base Number Matches1

文档预览

下载PDF文档
74ACQ544 • 74ACTQ544 Quiet Series Octal Registered Transceiver with 3-STATE Outputs
March 1990
Revised September 2000
74ACQ544 • 74ACTQ544
Quiet Series
Octal Registered Transceiver
with 3-STATE Outputs
General Description
The ACQ/ACTQ544 is an inverting octal transceiver con-
taining two sets of D-type registers for temporary storage of
data flowing in either direction. Separate Latch Enable and
Output Enable inputs are provided for each register to per-
mit independent input and output control in either direction
of data flow. The 544 inverts data in both directions.
The ACQ/ACTQ utilizes Fairchild FACT Quiet Series
technology to guarantee quiet output switching and
improved dynamic threshold performance. FACT Quiet
Series features GTO
output control and undershoot cor-
rector in addition to a split ground bus for superior perfor-
mance.
Features
s
Guaranteed simultaneous switching noise level and
dynamic threshold performance
s
Guaranteed pin-to-pin skew AC performance
s
8-bit inverting octal latched transceiver
s
Separate controls for data flow in each direction
s
Back-to-back registers for storage
s
Outputs source/sink 24 mA
Ordering Code:
Order Number
74ACQ544SC
74ACQ544SPC
74ACTQ544SC
74ACTQ544SPC
Package Number
M24B
N24C
M24B
N24C
Package Description
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
OEAB
OEBA
CEAB
CEBA
LEAB
LEBA
A
0
–A
7
Description
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Enable Input (Active LOW)
B-to-A Enable Input (Active LOW)
A-to-B Latch Enable Input (Active LOW)
B-to-A Latch Enable Input (Active LOW)
A-to-B Data Inputs or
B-to-A 3-STATE Outputs
B
0
–B
7
B-to-A Data Inputs or
A-to-B 3-STATE Outputs
FACT, Quiet Series, FACT Quiet Series and GTO are trademarks of Fairchild Semiconductor Corporation.
© 2000 Fairchild Semiconductor Corporation
DS010685
www.fairchildsemi.com

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 896  1723  98  2351  2193  22  23  31  32  39 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved