To provide the most up-to-date information, the revision of our documents on the World Wide Web will be
the most current. Your printed copy may be an earlier revision. To verify you have the latest information
available, refer to:
http://freescale.com/
A full list of family members and options is included in the appendices.
Read page 29 first to understand the maskset specific chapters of this document
This document contains information for all constituent modules, with the exception of the S12X CPU. For
S12X CPU information please refer to the CPU S12X Reference Manual.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
This product incorporates SuperFlash® technology licensed from SST.
© Freescale Semiconductor, Inc., 2008. All rights reserved.
MC9S12XDP512 Data Sheet, Rev. 2.21
4
Freescale Semiconductor
Revision History
Date
April, 2005
May, 2005
Revision
Level
02.07
02.08
New Book
Minor corrections
Description
May, 2005
02.09
removed ESD Machine Model from electrical characteristics
added thermal characteristics
added more details to run current measurement configurations
VDDA supply voltage range 3.15V - 3.6V fot ATD Operating Characteristics
I/O Chararcteristics for alll pins except EXTAL, XTAL ....
corrected VREG electrical spec
IDD wait max 95mA
Improvements to NVM reliabity spec, added part numbers
Added ROM parts to App.
Single Souce S12XD Fam. Document, New Memory Map Figures,
SPI electricals updated
Voltage Regulator electricals updated
Added Partnumbers and 1L15Y maskset
Updated App. E 6SCI’s on 112 pin DT/P512 and 3 SPI’s on all D256 parts
Data Sheet covers S12XD/B & A Family
Included differnt pull device specification for differnt masksets
Minor Corrections and Improvments
Added 2M42E and 1M84E masksets
Modified Appendix
Better explanation of ATD0/1 for S12XD-Family see page 1305
S12XB256 ATD specification changed see Appendix E.6
added M23S maskset
Corrected XGRAMSIZE of S12XD256 on page 44
Corrected 17.4.2.4 XGATE Memory Map Scheme
Corrected 18.4.2.4 XGATE Memory Map Scheme
Corrected Table E-6 , 30K flash memory available for XGATE on B256
Corrected Footnote in Appendix E3 regarding Shared XGATE/CPU area
May 2005
July 2005
October 2005
02.10
02.11
02.12
May 2006
2.13
June 2006
July 2006
June 2007
July 2007
April 2008
2.14
2.15
2.16
2.17
2.18
August 2008
September
2009
October 2009
2.19
2.20
2.21
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
