303119Z, 303119
Vishay Foil Resistors
Models # 303119Z and 303119 (Current Sensing Fixed Foil Resistor Chips
VCS1625Z/VCS1625 Configuration) Screen/Test Flow in Compliance with
EEE-INST-002, (Tables 2A and 3A, Film/Foil, Level 1) and MIL-PRF-55342
FEATURES
•
Temperature coefficient of resistance (TCR):
± 0.05 ppm/°C typical (0 °C to + 60 °C)
± 0.2 ppm/°C typical (- 55 °C to + 125 °C, + 25 °C ref.)
(see table 1)
•
Resistance range: 0.01
Ω
to 10
Ω
INTRODUCTION
The Z-foil technology provides a significant reduction of
the resistive component’s sensitivity to ambient temperature
variations (TCR) and applied power changes (PCR).
Designers can now guarantee a high degree of stability
and accuracy in fixed-resistor applications using solutions
based on Vishay‘s revolutionary Z-foil technology.
0.05 ppm/°C absolute TCR removes errors due to
temperature gradients.
Models 303119Z and 303119 are surface mount chip
resistors designed with 4 pads for Kelvin connection.
Utilizing Vishay’s Bulk Metal
®
Z-foil as the resistance
element, 303119Z provides performance capabilities far
greater than other resistor technologies can supply in a
product of comparable size.
These small devices dissipate heat almost entirely through
the pads so surface mount users are encouraged to be
generous with the board’s pads and traces. Gold
terminations are available as well.
Our application engineering department is available to
advise and to make recommendations.
•
Vishay Foil resistors are not restricted to standard values,
specific “as required” values can be supplied at no extra
cost or delivery (e.g. 1.234
Ω
vs. 1
Ω)
•
Tolerance: to ± 0.5 %
•
Power coefficient “ΔR due to self heating”: 5 ppm at rated
power
•
Load life stability: 0.05 % at 70 °C, 2000 h at rated power
•
Electrostatic discharge (ESD) up to 25 000 V
•
Short time overload < 0.02 %
•
Power rating: 0.5 W at + 70 °C (figure 1)
•
Non inductive, non capacitive design
•
Rise time: 1 ns effectively no ringing
•
Current rating: 5 A maximum
•
Current noise: < - 40 dB
•
Voltage coefficient: < 0.1 ppm/V
•
Non inductive: < 0.08 µH
•
Non hot spot design
•
For prototypes units, append a “U” to the model number
(example: 303119ZU). These units have all of the table 2A
(page 3) 100 % tests performed, with no destructive
qualification testing required (table 3A, page 3). For more
information, please contact
foil@vishay.com
•
For oriented performances please contact us
FIGURE 1 - POWER DERATING CURVE
Percent of Rated Power
- 55 °C
100
75
50
25
0
- 75
+ 70 °C
TERMINATIONS
•
Two options are available:
- tin/lead plated
- 50
- 25
0
+ 25
+ 50
+ 75 + 100 + 125 + 150 + 175
Ambient Temperature (°C)
- gold plated
TABLE 1 - SPECIFICATIONS
MODEL
NUMBER
303119Z
RESISTANCE
RANGE
> 2.0
Ω
to 10
Ω
> 0.5
Ω
to 2.0
Ω
0.3
Ω
to 0.5
Ω
> 2.0
Ω
to 10
Ω
> 0.5
Ω
to 2.0
Ω
> 0.1
Ω
to 0.5
Ω
> 0.05
Ω
to 0.1
Ω
> 0.03
Ω
to 0.05
Ω
> 0.01
Ω
to 0.03
Ω
TIGHTEST RESISTANCE
TOLERANCE
± 0.5 %
± 1.0 %
± 2.0 %
± 0.5 %
± 1.0 %
± 2.0 %
± 2.0 %
± 2.0 %
± 2.0 %
TYPICAL TCR
MAXIMUM TCR
(- 55 °C to + 125 °C, + 25 °C ref.)
± 0.2 ppm/°C
± 3 ppm/°C
± 5 ppm/°C
± 10 ppm/°C
± 15 ppm/°C
± 20 ppm/°C
± 30 ppm/°C
± 50 ppm/°C
0.5 W on FR4 PCB
5A
POWER RATING
at + 70 °C
(1)
MAXIMUM
CURRENT
(1)
303119
± 2.0 ppm/°C
Note
(1)
Whichever is lower
Document Number: 63167
Revision: 03-Jun-09
For any questions, contact:
foil@vishay.com
www.vishay.com
1
303119Z, 303119
Vishay Foil Resistors
FIGURE 2 - DIMENSIONS
in Inches (Millimeters)
Solder Pad Layout
L
W
Mounting
Pads (4)
I1
A
Electrical
Schematic
I
1
E
1
R
I
2
E
2
0.200
(5.08)
E1
0.070
(1.78)
B
H
I2
E2
0.070
(1.78)
Top View
Bottom View
INCHES
0.260
(6.60)
MILLIMETERS
6.35 ± 0.25
4.06 ± 0.25
1.02 maximum
2.03 ± 0.13
1.02 ± 0.25
L
H
W
A
B
0.250 ± 0.010
0.160 ± 0.010
0.040 maximum
0.080 ± 0.005
0.040 ± 0.010
FIGURE 3 - TRIMMING TO VALUES
(Conceptual Illustration)
FIGURE 4 - TYPICAL TCR CURVE Z-FOIL
+ 500
+ 400
+ 300
Interloop Capacitance
Reduction in Series
Current Path
Before Trimming
Current Path
After Trimming
Trimming Process
Removes this Material
from Shorting Strip Area
Changing Current Path
and Increasing
Resistance
+ 200
+ 100
∆R
0
R
(ppm)
- 100
- 200
- 300
- 400
- 500
- 55
- 25
0
+ 25
+ 60 + 75
+ 100 + 125
- 0.16 ppm/°C
Mutual Inductance
Reduction due
to Opposing
Current in
Adjacent Lines
0.05 ppm/°C
- 0.1 ppm/°C
0.1 ppm/°C
0.14 ppm/°C
0.2 ppm/°C
Ambient Temperature (°C)
Note:
Foil shown in
black,
etched spaces in
white
TABLE 2 - PERFORMANCE SPECIFICATIONS
TEST
Thermal shock 5 x (- 65 °C to + 150 °C)
Low temperature operation
Short time overload
High temperature exposure
Resistance to soldering heat
Moisture resistance
Load life 2000 h at 70 °C: rated power on FR4 PCB
Note
(1)
Measurement error 0.001R
MIL-PRF-55342
ΔR
LIMITS
± 0.10 %
± 0.10 %
± 0.10 %
± 0.10 %
± 0.2 %
± 0.2 %
± 0.5 %
TYPICAL
ΔR
LIMITS
± 0.005 % (50 ppm)
± 0.005 % (50 ppm)
± 0.005 % (50 ppm)
± 0.01 % (100 ppm)
± 0.01 % (100 ppm)
± 0.01 % (100 ppm)
± 0.02 % (200 ppm)
MAXIMUM
ΔR
LIMITS
(1)
± 0.01 % (100 ppm)
± 0.02 % (200 ppm)
± 0.02 % (200 ppm)
± 0.1 % (1000 ppm)
± 0.03 % (300 ppm)
± 0.03 % (300 ppm)
± 0.05 % (500 ppm) for values
≥
100 mΩ
± 0.1 % (1000 ppm) for values < 100 mΩ
www.vishay.com
2
For any questions, contact:
foil@vishay.com
Document Number: 63167
Revision: 03-Jun-09
303119Z, 303119
Vishay Foil Resistors
NOTES
•
Tightest absolute tolerance:
≥
10 mΩ to 500 mΩ inclusive, 2 %
> 500 mΩ to 2
Ω
inclusive, 1 %
> 2
Ω
to 10
Ω
inclusive, 0.5 %
•
Measurement error allowed for
ΔR
limits: 0.001
Ω
(if not otherwise specified)
•
For prototypes units, append a “U” to the model number (example: 303119ZU). These units have all of the table 2A 100 % tests
performed, with no destructive qualification testing required
TABLE 3 - EEE-INST-002 (TABLE 2A FILM/FOIL, LEVEL 1) 100 % TESTS/INSPECTIONS
(1)
RC Record
Thermal Shock
Power Conditioning
RC Record
In tolerance
25 x (- 65 °C to + 150 °C)
70 °C, 100 h, rated power - not to exceed max. current
In tolerance,
ΔR
= 0.05 % for thermal shock and conditioning combined
5 % PDA on
ΔR
only
10 % PDA on “Out of Final Tolerance”
Measurement error allowed on
ΔR
limits:
10 mΩ to 100 mΩ: 0.0001
Ω
≥
100 mΩ to 1
Ω:
0.0005
Ω
≥
1
Ω
to 10
Ω:
0.005
Ω
or 0.1 %, whichever is smaller
Materials, design, etc.
Physical dimensions sample size: 3 units for a min. of one failure - 100 % inspection
Final Inspection
Visual Inspection
Mechanical Inspection
Note
(1)
Vishay will perform a pre-cap visual inspection 100 % in the production flow prior to overcoating
TABLE 4 - EEE-INST-002 (TABLE 3A FILM/FOIL, LEVEL 1) DESTRUCTIVE TESTS
Group 2
Solderability
Sample size: 10(0) - mounted on FR4
TCR
Temperature range: - 55 °C/+ 25 °C/+ 125 °C
303119Z Series
Values
0.3
Ω
to 10
Ω
Values
> 2
Ω
to 10
Ω
> 0.5
Ω
to 2
Ω
> 0.1
Ω
to 0.5
Ω
Group 3
> 0.05
Ω
to 0.1
Ω
> 0.03
Ω
to 0.05
Ω
> 0.01
Ω
to 0.03
Ω
ΔR
= 0.02 %
- 65 °C no load dwell for 24 h ± 4 h
+ 25 °C ambient no load dwell for 2 h to 8 h
ΔR
= 0.02 %
- 65 °C no load dwell for 1 h
rated power for 45 min
+ 25 °C ambient no load dwell for 24 h ± 4 h
ΔR
= 0.02 %
6.25 x rated power, 5 s - no “I” limitation: not to exceed twice the max. voltage
TCR limits
± 3 ppm/°C
TCR limits
± 5 ppm/°C
± 10 ppm/°C
± 15 ppm/°C
± 20 ppm/°C
± 30 ppm/°C
± 50 ppm/°C
303119 Series
Sample size: 3(0)
Low temperature storage
Low temperature operation
Short time overload
Sample size: 9(0) - mounted on FR4
Group 4
Resistance to
Soldering Heat
ΔR
= 0.03 %
performed per MIL-PRF-55342 para. 4.8.8.1
Document Number: 63167
Revision: 03-Jun-09
For any questions, contact:
foil@vishay.com
www.vishay.com
3
303119Z, 303119
Vishay Foil Resistors
TABLE 4 - EEE-INST-002 (TABLE 3A FILM/FOIL, LEVEL 1) DESTRUCTIVE TESTS
Sample size: 12(0) - mounted on FR4
Group 6
Life
2000 h, + 70 °C, rated power
ΔR
= 0.05 % for values
≥
100 mΩ
ΔR
= 0.1 % for values < 100 mΩ
performed per MIL-PRF-55342
Sample size: 10(0) - mounted on FR4
Group 7B
Solder Mounting Integrity
Performed per MIL-PRF-55342
3 kg force, 30 s
Sample size: 5(0) - mounted on FR4
Group 9
High temperature exposure
ΔR
= 0.1 %
Performed per MIL-PRF-55342
100 h at + 150 °C ± 5 °C
Note
• The sample units should be randomly selected from lots which successfully passed the table 2A tests
PART NUMBER IDENTIFICATION
Model #
Base Model
Value Range
303119Z
VCS1625Z
0.3
Ω
to 10
Ω
303119
VCS1625
0.01
Ω
to 10
Ω
Part Number:
{Model} - {Value} - {Tolerance} - {Termination} - {Packaging}
303119Z
Resistance Value
0.3
Ω
to 0.5
Ω
> 0.5
Ω
to 2
Ω
> 2
Ω
to 10
Ω
303119
Resistance Value
0.01
Ω
to 0.5
Ω
> 0.5
Ω
to 2
Ω
> 2
Ω
to 10
Ω
Max. Tolerance
2%
1%
0.5 %
Code
G
F
D
Max. Tolerance
2%
1%
0.5 %
Code
G
F
D
Termination
Tin/lead
Code
B
Packaging
Waffle
Tape and reel
Code
W
T
Example:
303119Z - 2R3 - FBW
VCS1625Z, 2.3
Ω,
1 %, tin/lead termination, waffle packaging
www.vishay.com
4
For any questions, contact:
foil@vishay.com
Document Number: 63167
Revision: 03-Jun-09
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 18-Jul-08
www.vishay.com
1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
