电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C1206Q181M2GAG7246

产品描述Ceramic Capacitor, Ceramic, 200V, 20% +Tol, 20% -Tol, C0G, -/+30ppm/Cel TC, 0.00018uF, 1206,
产品类别无源元件    电容器   
文件大小1MB,共8页
制造商KEMET(基美)
官网地址http://www.kemet.com
下载文档 详细参数 全文预览

C1206Q181M2GAG7246概述

Ceramic Capacitor, Ceramic, 200V, 20% +Tol, 20% -Tol, C0G, -/+30ppm/Cel TC, 0.00018uF, 1206,

C1206Q181M2GAG7246规格参数

参数名称属性值
是否Rohs认证不符合
Objectid709522206
包装说明, 1206
Reach Compliance Codenot_compliant
ECCN代码EAR99
YTEOL7.9
电容0.00018 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度1.6 mm
JESD-609代码e4
长度3.07 mm
负容差20%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形式SMT
包装方法Bulk
正容差20%
额定(直流)电压(URdc)200 V
系列C(SIZE)Q
尺寸代码1206
温度特性代码C0G
温度系数30ppm/Cel ppm/°C
端子面层Gold (Au)
宽度1.52 mm

文档预览

下载PDF文档
CERAMIC HIGH RELIABILITY
GENERAL INFORMATION GR900 SERIES
HIGH RELIABILITY — GR900
/ Q-SPEC
GR900 capacitors are intended for use in any application where the
chance of failure must be reduced to the lowest possible level. While
any well-made multilayer ceramic capacitor is an inherently reliable
device, GR900 capacitors receive special attention in all phases of
manufacture including:
Raw Materials Selection
Clean Room Production
Individual Batch Testing
C-SAM (when applicable)
Singular Batch Identity is Maintained
Destructive Physical Analysis
These parts are well worth the added investment in comparison to the
cost of a device or system failure.
Typical applications include: Medical, Aerospace, Communication
Satellites, Radar and Guidance Systems.
SCREENING AND SAMPLE TESTS
Each batch receives the following testing/inspections:
In Process Inspection (Per MIL-PRF-123):
1.
2.
100% Visual Inspection.
Destructive Physical Analysis: (DPA) - A sample is pulled from
each lot and examined per EIA-469 and KEMET’s strict internal
void and delamination criteria. Sampling plan is per MIL-PRF-123.
C-SAM (GR900 / “A” in the fifth character position of the ordering
code): May be performed on batches failing to meet the DPA
criteria for removal of marginal product. Not required on each lot.
C-SAM (Q-SPEC / “Q” in the fifth character position of the ordering
code): Receive 100% C-SAM of lot prior to application of end
metallization.
Group A
1. Thermal Shock:
Materials used in the construction of multilayer
ceramic capacitors possess various thermal coefficients of expansion.
To assure maximum uniformity, each part is temperature cycled in
accordance to MIL-STD-202, Method 107, Condition A with Step 3
being 125°C. Number of cycles shall be 20 (100% of lot).
2. Voltage Conditioning:
One of the most strenuous environments for
any capacitor is the high temperature/high voltage test. All units are
subject to twice-rated voltage to the units at the maximum rated
temperature of 125°C for a minimum of 168 hours and a maximum of
264 hours. The voltage conditioning may be terminated at any time
during 168 hours to 264 hours time interval that confirmed failures meet
the requirements of the PDA during the last 48 hours of 1 unit or .4%
(100% of lot).
Optional Voltage Conditioning (Accelerated Voltage
Conditioning):
All conditions of the standard voltage conditioning
apply with the exception of increased voltage and decreased test time.
Refer to MIL-PRF-123 for the proper formula.
*Step 5 is performed on chips at this point (100% of lot).
3. Dielectric Withstanding Voltage:
250% of the DC rated voltage at
25°C (100% of lot).
9. Percent Defective Allowable (PDA):
The overall PDA is 8% for
parts outside the MIL-PRF-123 values. The PDA is per MIL-PRF-
123 for all parts that are valid MIL-PRF-123 values. The PD
includes steps 1 through 8 above with the following exceptions.
Capacitance exclusion - capacitance values no more than 5% or
.5pF, whichever is greater for BX characteristic or 1% or .3pF,
whichever is greater for BP characteristic beyond specified
tolerance limit, shall be removed from the lot but shall not be
considered defective for determination of the PD.
Insulation Resistance at 25°C — Product which is not acceptable
for twice the military limit but is acceptable per the military limit, is
removed from the lot but shall not be considered defective for
determination of the PD.
10. Visual and Mechanical Examination:
Performed per MIL-
PRF-123 criteria.
11. Radiographic Examination (Leaded Devices Only):
Radial
devices receive a one-plane X-ray.
12. Destructive Physical Analysis (DPA):
A sample is examined
on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.
STANDARD PACKAGING
All products are packaged in trays except C512 capacitors which
are packaged 1 piece per bag.
*Note: All packaging is ESD protected.
DATA PACKAGE
A data package is sent with each shipment which contains:
1. Final Destructive Physical Analysis (DPA) report.
2. Certificate of Compliance stating that the parts meet all
applicable requirements of the appropriate military specification to
the best failure level to which KEMET is approved.
3. Summary of Group A Testing.
Group B
MIL-PRF-123 Group B testing is available with special order.
Please contact KEMET for additional information and ordering
details.
4. Insulation Resistance:
The 25°C measurement with rated
voltage applied shall be the lesser of 100 GΩ or 1000 Megohm -
Microfarads (100% of lot).
*5. Insulation Resistance:
The 125°C measurement with rated
voltage applied shall be the lesser of 10 GΩ or 100 Megohm -
Microfarads (100% of lot). For chips, 125°C IR is performed prior to
Step 3 above.
6. Storage
at 150°C for 2 hours minimum without voltage applied
followed by a 12-hour minimum stabilization period (temperature
characteristic BX only).
7. Capacitance:
Shall be within specified tolerance at 25°C (100%
of lot). (Aging phenomenon is taken into account for BX dielectric
to obtain capacitance.)
8. Dissipation Factor:
Shall not exceed 2.5% for X7R (BX)
dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)
3.
12
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
STM32F103VBH6示例程序
哪位大侠可以给一个STM32F103VBH6的示例程序。网上下了几个,程序直接编译没问题,选32F103VB的芯片型号后就有问题了。 提示: cannot open source input file "sys.h": No such file or direc ......
fuckee stm32/stm8
【FPGA(cyclone4)第二期 】 时序与仿真学习2-优化乘法器
Verilog HDL语言所描述的乘法器是以消耗时钟作为时间单位,反之组合逻辑所建立的乘法器是以广播时间作为事件单位,说简单点是,Verilog HDL语言所描述的乘法器快不快是根据时钟消耗作为评估。 ......
wsdymg FPGA/CPLD
430g2553测频率和幅度
运用了定时器中断测一方波频率,ad10中断测一直流信号的幅度,并在12864上显示 可以得到较准的结果,但是频率/幅度改变时在12864上不能实时改变显示,必须reset之后才能 频率和幅度分别一个程 ......
wdmzjxy 微控制器 MCU
单片机的C语言
新手,用C写简单的单片机程序。感觉没用到比较难的C,比如指针,数组,共用体,等那些内容。难道单片机对C要求不高吗??高的还真没接触到啊 那我还有没有必要看以下这么牛逼的书。毕竟我以后 ......
ardylee 编程基础
stm32汇编
在keil4 中怎样写一段汇编代码 找了几个语法都不正确 在keil4 中嵌入汇编如下 #pragma thumb __asm void assembly(void) { MOV R2,#0x09 } main() { assembly ......
duzhiming stm32/stm8
很详细的chipscope中文讲解资料
好东西,一定要分享……...
jyl FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1296  257  2819  2024  1776  27  6  57  41  36 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved