PRELIMINARY
CM3065
2.0 Amp Tri-Mode Low Dropout CMOS Regulator
Features
•
•
•
•
•
•
•
•
•
•
•
Operates as an adjustable output or a fixed output
regulator with 2 output voltage options
1.8V or 2.5V fixed output voltage versions
360mV dropout at 2.0A load current
Operates from 2.2V to 5.5V input supply
Low Ground current (350µA at 2.0A Load)
Stable with low ESR ceramic output capacitor
Current limit protection
Thermal overload protection
Reverse voltage protection
Thermally enhanced 8-lead SOIC or 3-lead TO-
263 package
Lead-free versions available
Product Description
The CM3065 family of very low dropout regulators
offers both fixed/adjustable-output and fixed-output
operation capable of delivering up to 2A of current. The
CM3065 devices are fully protected, offering overload
current limiting, short circuit protection, high tempera-
ture thermal shutdown, and reverse voltage protection
to minimize reverse current flow into the output pin.
The CM3065-xxSA/SF (8-lead, SOIC packaged)
devices operate in either adjustable or fixed output
modes. When the ADJ input is grounded, the regulator
operates as a fixed output voltage device at the speci-
fied output voltage. When the ADJ input is connected
to an external resistor network the device operates as
an adjustable regulator. The ADJ input can also be tied
directly to the OUT pin which configures the CM3065
as a 1.2V regulator. The CM3065-xxSA/SF devices
feature an Enable control input (EN), which when set
low, disables the device to a low quiescent current
mode.
The CM3065-xxTO/TN (TO-263 packaged) versions
operate as higher power, fixed output voltage devices
and are available with 1.8V or 2.5V outputs voltages
only.
The CM3065 is available in a space saving, 8-lead
power SOIC which has been thermally enhanced with
an integral leadframe to ensure maximum junction to
ambient power dissipation, or a 3-lead TO-263 pack-
age. Both packages are offered with optional lead-free
finishing.
Applications
•
•
•
•
•
Low voltage "Core" processors
Graphics cards
Gigabit NIC cards
PC motherboards
Notebook computers
Typical Application Circuit
CM3065-xxSA/SF
Simplified Electrical Schematic
(See notes below for TO-263 devices.)
2.2V-5.5V
Controller
Over Current
Short Circuit
Over Temp
IN
V
IN
3.3V
IN
EN
OUT
ADJ
GND
R2
R1
2.0A
V
OUT
EN
(Note 1)
10
µ
F
100
n
F 10
µ
F
1.2V Reference
Voltage
+
EN
GND
Fixed Output when ADJ = GND
Automatically selects Adjustable Output
(when external resistors are present)
-
Fixed
Adj
120K
130K
2..0 AMP
OUT
ADJ
(Note 2)
Note 1: EN pin is internally tied to V
IN
on CM3065-xxTO/TN devices
Note 2: ADJ pin is internally tied to GND on CM3065-xxTO/TN devices.
©
2004 California Micro Devices Corp. All rights reserved.
08/16/04
GND
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
●
Tel: 408.263.3214
●
Fax: 408.263.7846
●
www.calmicro.com
1
PRELIMINARY
CM3065
PACKAGE / PINOUT DIAGRAM
TOP VIEW
EN
IN
OUT
ADJ
1
2
3
4
8
7
6
5
TOP VIEW
CM3065-XXTX
GND
GND
GND
GND
IN
GND
OUT
1
2
3
8-lead Power SOIC
Note: These drawings are not to scale.
CM3065
XXSX
Note:
Tab (on back)
is GND
3-lead TO-263
PIN DESCRIPTIONS
TO-263
LEAD(S)
1
2, TAB
3
SOIC-8
LEAD(S)
2
5-8
3
NAME
IN
GND
OUT
DESCRIPTION
Positive input voltage for the regulator. If this input pin is greater than 2 inches from
the main input filter, a 10µF ceramic capacitor is recommended for adequate filtering.
The negative reference for all voltages. Also functions as a thermal path for heat dis-
sipation.
The regulated voltage output. An output capacitor of 10µF is recommended to mini-
mize any transient load disturbances under normal operating conditions. Additional
output capacitance can be used to further improve transient load response.
Enable/shutdown input. When EN is asserted high (V
EN
≥
1.2V), the regulator is
enabled. When EN is asserted low (V
EN
≤
0.4V), the regulator is shut down.
Feedback input. When ADJ is grounded, the device enters fixed voltage mode. When
ADJ is connected to an external resistor network, the device operates as an adjust-
able regulator. The Adjust pin can also be tied directly to the OUT pin which config-
ures the CM3065 as a 1.2V regulator.
---
---
1
4
EN
ADJ
Ordering Information
PART NUMBERING INFORMATION
Standard Finish
LEADS/
PINS
8
8
3
3
Output
Voltage
2.5
1.8
2.5
1.8
Package
SOIC-8
SOIC-8
TO-263
TO-263
Ordering Part
Number
1
CM3065-25SA
CM3065-18SA
CM3065-25TO
CM3065-18TO
Part Marking
CM3065-25SA
CM3065-18SA
CM3065-25TO
CM3065-18TO
Lead-free Finish
Ordering Part
Number
1
CM3065-25SF
CM3065-18SF
CM3065-25TN
CM3065-18TN
Part Marking
CM3065-25SF
CM3065-18SF
CM3065-25TN
CM3065-18TN
Note 1: TO-263 packaged parts are fixed output.
Note 2: Parts are shipped in Tape & Reel form unless otherwise specified.
©
2004 California Micro Devices Corp. All rights reserved.
2
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
●
Tel: 408.263.3214
●
Fax: 408.263.7846
●
www.calmicro.com
08/16/04
PRELIMINARY
CM3065
Specifications
ABSOLUTE MAXIMUM RATINGS
PARAMETER
ESD Protection (HBM)
Pin Voltages
IN, OUT, ADJ, EN
Storage Temperature Range
Operating Temperature Range
Ambient
Junction
Power Dissipation (See note 1)
RATING
±2000
[GND - 0.4] to +6.0
-40 to +150
-40 to +85
-40 to +150
Internally Limited
UNITS
V
V
°C
°C
°C
W
Note 1: The SOIC package used is thermally enhanced through the use of a fused integral leadframe. The power rating is based on
a printed circuit board heat spreading capability equivalent to 2 square inches of copper connected to the GND pins. Typical
multi-layer boards using power plane construction will provide this heat spreading ability without the need for additional ded-
icated copper area. (Please consult with factory for thermal evaluation assistance)
STANDARD OPERATING CONDITIONS
PARAMETER
V
IN
Ambient Operating Temperature Range
Load Current
C
OUT
VALUE
2.2 to 5.5
-40 to +85
0 to 2000
10
±20%
UNITS
V
°C
mA
µF
©
2004 California Micro Devices Corp. All rights reserved.
08/16/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
●
Tel: 408.263.3214
●
Fax: 408.263.7846
●
www.calmicro.com
3
PRELIMINARY
CM3065
ELECTRICAL OPERATING CHARACTERISTICS
(SEE NOTE 1)
SYMBOL
V
OUT
PARAMETER
Regulator Output Voltage
CM3065-25
CM3065-18
I
LIM
I
SC
V
R LOAD
V
R LINE
Overload Current Limit
Short Circuit Current Limit
Load Regulation
Line Regulation
xx
V
OUT
> 1.2V
V
OUT
< 0.2V
V
IN
=[V
OUT
+ 0.8V], 100mA
≤
I
LOAD
≤
1.5A
V
IN
=[V
OUT
+ 0.8V], 100mA
≤
I
LOAD
≤
2.0A
I
LOAD
= 5mA; 3.0V
≤
V
IN
≤
to 5.0V
I
LOAD
= 100mA
I
LOAD
= 1.0A
I
LOAD
= 1.5A
I
LOAD
= 2.0A
I
GND
Ground Current
Regulator Disabled (EN=GND); V
IN
=3.3V;
Note 2
Regulator Enabled (EN=V
IN
=[V
OUT
+ 0.8V]);
I
LOAD
= 0mA; Note 2
Regulator Enabled (EN=V
IN
=[V
OUT
+ 0.8V]);
I
LOAD
= 1.5A; Note 2
Regulator Enabled (EN=V
IN
=[V
OUT
+ 0.8V]);
I
LOAD
= 2.0A; Note 2
I
ROUT
T
DISABLE
T
HYST
V
TH_EN
I
EN
Output Reverse Leakage
Shutdown Temperature
Thermal Hysteresis
V
OUT
=3.3V; V
IN
= 0V
V
DROPOUT
Dropout Voltage
CONDITIONS
0mA < I
LOAD
< 2.0A, V
IN
≥
[V
OUT
+ 0.8V],
V
ADJ
=0V
2.45
1.764
2.2
0.5
2.50
1.80
3.0
1.2
0.2
0.3
0.2
18
180
270
360
5
325
330
350
30
160
25
2.55
1.836
3.8
1.8
0.4
0.6
0.4
45
450
600
700
30
500
550
600
100
V
V
A
A
%
%
%
mV
mV
mV
mV
µA
µA
µA
µA
µA
°C
°C
MIN
TYP
MAX
UNITS
Enable Pin Input (CM3065-xxSA only)
EN Input Threshold
Voltage
EN Input Leakage
Current
Note 2
0V < V
EN
< 5.5V; Note 2
0.4
-
0.1
1.2
5
V
µA
Adjust Pin Input (output set by external resistors, CM3065-xxSA only)
V
TH_ADJ
I
EN
ADJ Input Threshold Volt- Note 2
age
ADJ Input Leakage
Current
V
ADJ
> 1.1V; Note 2
0.1
0.2
0.1
0.3
1
V
µA
Note 1: Operating Characteristics are over Standard Operating Conditions unless otherwise specified.
Note 2: Applies for CM3065-xxSA devices only.
©
2004 California Micro Devices Corp. All rights reserved.
4
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
●
Tel: 408.263.3214
●
Fax: 408.263.7846
●
www.calmicro.com
08/16/04
PRELIMINARY
CM3065
Mechanical Details
The CM3065 is available in either an 8-lead SOIC or a
3-lead TO-263 package.
SOIC-8 Mechanical Specifications
Dimensions for CM3065 devices supplied in an 8-lead
SOIC package are presented below.
For complete information on the SOIC-8 package, see
the California Micro Devices SOIC Package Informa-
tion document.
H
Pin 1
Marking
8
Mechanical Package Diagrams
TOP VIEW
D
7
6
5
E
PACKAGE DIMENSIONS
Package
Leads
Dimensions
A
A
1
B
C
D
E
e
H
L
# per tube
# per tape
and reel
Millimeters
Min
1.35
0.10
0.33
0.19
4.80
3.80
5.80
0.40
Max
1.75
0.25
0.51
0.25
5.00
4.19
6.20
1.27
Min
0.053
0.004
0.013
0.007
0.189
0.150
0.228
0.016
SOIC
8
Inches
Max
0.069
0.010
0.020
0.010
0.197
0.165
END VIEW
SEATING
PLANE
SIDE VIEW
1
2
3
4
A
B
e
A
1
1.27 BSC
0.050 BSC
0.244
0.050
L
C
100 pieces*
2500 pieces
Controlling dimension: inches
Package Dimensions for SOIC-8
* This is an approximate number which may vary.
©
2004 California Micro Devices Corp. All rights reserved.
08/16/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
●
Tel: 408.263.3214
●
Fax: 408.263.7846
●
www.calmicro.com
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
