VCC6-Q/R Series
2.5 and 3.3 volt LVPECL Crystal Oscillator
Features
•
2.5 or 3.3V LVPECL
•
3
rd
Overtone Crystal for best jitter performance
•
Output frequencies to 270 MHz
•
0.2pS rms jitter, 12kHz-20MHz,155.52MHz
•
Enable/Disable for test and board debug
•
-10/70 or –40/85
°C
operating temperature
•
Hermetically sealed ceramic SMD package
•
Product is compliant to RoHS directive
The VCC6 Crystal Oscillator
Applications
•
SONET/SDH/DWDM
•
Fiber Channel
•
Ethernet, Gigabit Ethernet
Enable/Disable
•
Storage Area Network
•
Digital Video
•
Broadband Access
OUT
OUT
Output
Buffer /
Disable
Description
Vectron’s VCC6 Crystal Oscillator (XO) is quartz
stabilized square wave generator with a LV-
PECL output, operating off a 2.5 or 3.3 volt
supply.
The VCC6 uses 3
rd
overtone crystals for
frequencies under 200MHz, resulting in low jitter
performance, typically 0.2pS rms in the 12 kHz
to 20MHz band for a 155.52MHz output, which
is three times better than competing PLL
solutions.
Vectron International 267 Lowell Road, Hudson NH 03051
Tel: 1-88-VECTRON-1
e-mail: vectron@vectron.com
VCC6-Q/R Series, 2.5 and 3.3v PECL Crystal Oscillator
Performance Characteristics
Table 1. Electrical Performance
Parameter
Frequency
Supply Voltage
1
, 3.3V Q option
2.5V R option
Supply Current
Output Logic Levels, 0/70°C
Output Logic High
2
Output Logic Low
2
Output Logic Levels, -40/85°C
Output Logic High
2
Output Logic Low
2
Transition Times
Rise Time
2
Fall Time
2
Symmetry or Duty Cycle
3
Operating temperature (ordering
option)
Stability (ordering
option)
4
Jitter, 12kHz to 20MHz
5
Cycle to Cycle, rms
Cycle to Cycle, peak-peak
Period Jitter, rms
Period Jitter, peak-peak
Output Enabled
6
Output Disabled
6
Output Enable/Disable time
Enable/Disable Leakage Current
Output Enable Pull-Up Resistor
6
Output Enabled
Output Disabled
Symbol
f
O
V
DD
I
DD
V
OH
V
OL
V
OH
V
OL
t
R
t
F
SYM
T
OP
deltaF/F
V
DD
-1.025
V
DD
-1.810
V
DD
-1.085
V
DD
-1.830
Min
10
3.15
2.375
Typical
3.3
2.5
Maximum
270
3.45
2.625
98
V
DD
-0.880
V
DD
-1.620
V
DD
-0.880
V
DD
-1.555
600
600
55
Units
MHz
V
mA
V
V
V
V
ps
ps
%
°C
ppm
pS
45
50
-10/70 or –40/85
±20, ±25, ±50 or ±100
0.7
0.2
4.8
38
2.7
23
V
IH
V
IL
t
E/D
I
IL
0.7*V
DD
0.3*V
DD
200
±200
33
1
V
V
nS
uA
Kohm
Mohm
1. A 0.01uF and a 0.1uF capacitor should be located as close to the supply as possible and terminated to ground.
2. Figure 1 defines these parameters. Figure 2 illustrates the operating conditions under which these parameters are tested and specified.
3. Symmetry is measured defined as On Time/Period.
4. Includes calibration tolerance, operating temperature, supply voltage variations, aging (40 degreesC/10 years) and shock and vibration (not under
operation).
5. Measurements made on a VCC6-QAB-155M520 using an Agilent E5052A for phase noise and LeCroy 8600, 25K samples for jitter.
6. Output will be enabled if Enable/Disable is left open. The pull resistor changes to a higher value, operating in a “power saving mode” when
Enable/Disable is set to a logic 0.
t
R
80
%
Vs
20
%
t
F
On Time
Period
Figure 1. Output Waveform
Figure 2. Typical Output Test Conditions (25±5°C)
Vectron International 267 Lowell Rd, Hudson NH 03051
Tel: 1-88-VECTRON-1
e-mail: vectron@vectron.com
VCC6-Q/R Series, 2.5 and 3.3v PECL Crystal Oscillator
Outline Diagram and Pin Out
Table 2. VCC6-QAx Pinout
Pin #
Symbol
1
NC
2
E/D
3
GND
4
f
O
5
Cf
o
6
V
DD
Table 3. VCC6-QCx Pinout
Pin #
Symbol
1
E/D
2
NC
3
GND
4
f
O
5
Cf
o
6
V
DD
Function
This pin has no internal connection and is floating.
Enable/Disable Function
Ground
Output Frequency
Complementary Output Frequency
Supply Voltage
Function
Enable/Disable Function
This pin has no internal connection and is floating.
Ground
Output Frequency
Complementary Output Frequency
Supply Voltage
Gold over Nickel plating
Figure 3 Optional Package Drawing
Gold over Nickel plating
Figure 4 Package Drawing
Vectron International 267 Lowell Rd, Hudson NH 03051
Tel: 1-88-VECTRON-1
e-mail: vectron@vectron.com
VCC6-Q/R Series, 2.5 and 3.3v PECL Crystal Oscillator
Terminating PECL Outputs
The VCC6 incorporates a standard PECL output scheme, which are un-terminated emitters as shown in
Figure 5. There are numerous application notes on terminating and interfacing PECL logic and the two
most common methods are a single resistor to ground, Figure 6, and a pull-up/pull-down scheme as
shown in Figure 7. An AC coupling capacitor is optional, depending on the application and the input logic
requirements of the next stage.
One of the most important considerations is terminating the Output and Complementary Outputs equally.
An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result
in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account.
Load matching and power supply noise are the main contributors to jitter related problems.
Figure 5. Standard PECL Output Configuration
Figure 6. Single Resistor Termination
Resistor value are typically:
120 to 240ohms for 3.3V
82 to 120 ohms for 2.5V
Figure 7. Pull-up Pull-down Termination
Resistor values are typically:
130 and 82 ohms for 3.3V
240 and 62 ohms for 2.5V
Vectron International 267 Lowell Rd, Hudson NH 03051
Tel: 1-88-VECTRON-1
e-mail: vectron@vectron.com
VCC6-Q/R Series, 2.5 and 3.3v PECL Crystal Oscillator
Enable/Disable Functional Description
Under normal operation the Enable/Disable is left open, or set to a logic high state, and the VCC6 is in
oscillation mode and outputs are enabled (active). When the E/D is set to a logic low, the oscillator stops
and the both the output and complementary outputs are in a high impedance state. This helps facilitate
board testing and troubleshooting.
Power Saving Pull-Up Resistor
The E/D pull-up resistor changes in response to the input logic level; the pull-up resistor is a large value
when E/D is set to a logic low, which reduces the current consumed. When E/D is open, or set to a logic
high, the pull-up resistance becomes a smaller value which helps decrease the effects of external noise.
Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional
operation is not implied at these or any other conditions in excess of conditions represented in the
operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may
adversely affect device reliability.
Table 4. Absolute Maximum Ratings
Parameter
Symbol
Power Supply
V
DD
Enable/Disable
V
IN
Storage Temperature
Tstorage
Ratings
-0.5 to +7.0
-0.5 to V
DD
+0.5
-55/125
Unit
Vdc
Vdc
°C
Reliability
The VCC6 qualification tests included:
Table 5. Environnemental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Solderability
Gross and Fine Leak
Resistance to Solvents
Moisture Sensitivity Level
Conditions
MIL-STD-883 Method 2002
MIL-STD-883 Method 2007
MIL-STD-883 Method 2003
MIL-STD-883 Method 1014
MIL-STD-883 Method 2016
MSL1
Handling Precautions
Although ESD protection circuitry has been designed into the the VCC6, proper precautions should be
taken when handling and mounting. VI employs a Human Body Model and a Charged-Device Model
(CDM) for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on
the circuit parameters used to define the model. Although no industry wide standard has been adopted
for the CDM, a standard HBM of resistance = 1.5kohms and capacitance = 100pF is widely used and
therefore can be used for comparison purposes.
Table 6. ESD Ratings
Model
Minimum
Conditions
Human Body Model
1500
MIL-STD-883 Method 3115
Charged Device Model
1000
JESD22-C101
Vectron International 267 Lowell Rd, Hudson NH 03051
Tel: 1-88-VECTRON-1
e-mail: vectron@vectron.com
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
