PD - 91319E
l
l
l
l
l
l
l
Logic-Level Gate Drive
Advanced Process Technology
Surface Mount (IRL3803S)
Low-profile through-hole (IRL3803L)
175°C Operating Temperature
Fast Switching
Fully Avalanche Rated
HEXFET
®
Power MOSFET
D
IRL3803S/L
V
DSS
= 30V
R
DS(on)
= 0.006Ω
G
I
D
= 140A
S
Description
Absolute Maximum Ratings
I
D
@ T
C
= 25°C
I
D
@ T
C
= 100°C
I
DM
P
D
@T
A
= 25°C
P
D
@T
C
= 25°C
V
GS
E
AS
I
AR
E
AR
dv/dt
T
J
T
STG
Fifth Generation HEXFETs from International Rectifier
utilize advanced processing techniques to achieve
extremely low on-resistance per silicon area. This
benefit, combined with the fast switching speed and
ruggedized device design that HEXFET Power MOSFETs
are well known for, provides the designer with an extremely
efficient and reliable device for use in a wide variety of
applications.
The D
2
Pak is a surface mount power package capable of
accommodating die sizes up to HEX-4. It provides the
highest power capability and the lowest possible on-
resistance in any existing surface mount package. The
D
2
Pak is suitable for high current applications because of
its low internal connection resistance and can dissipate
up to 2.0W in a typical surface mount application.
The through-hole version (IRL3803L) is available for low-
profile applications.
D 2 Pak
TO-262
Parameter
Continuous Drain Current, V
GS
@ 10V
Continuous Drain Current, V
GS
@ 10V
Pulsed Drain Current
Power Dissipation
Power Dissipation
Linear Derating Factor
Gate-to-Source Voltage
Single Pulse Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Operating Junction and
Storage Temperature Range
Soldering Temperature, for 10 seconds
Max.
140
98
470
3.8
200
1.3
±16
610
71
20
5.0
-55 to + 175
300 (1.6mm from case )
Units
A
W
W
W/°C
V
mJ
A
mJ
V/ns
°C
Thermal Resistance
Parameter
R
θJC
R
θJA
Junction-to-Case
Junction-to-Ambient ( PCB Mounted,steady-state)**
Typ.
Max.
0.75
40
Units
°C/W
www.irf.com
1
11/11/02
IRL3803S/L
Electrical Characteristics @ T
J
= 25°C (unless otherwise specified)
Parameter
V
(BR)DSS
Drain-to-Source Breakdown Voltage
∆V
(BR)DSS
/∆T
J
Breakdown Voltage Temp. Coefficient
R
DS(on)
V
GS(th)
g
fs
I
DSS
I
GSS
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
L
S
C
iss
C
oss
C
rss
Static Drain-to-Source On-Resistance
Gate Threshold Voltage
Forward Transconductance
Drain-to-Source Leakage Current
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
Total Gate Charge
Gate-to-Source Charge
Gate-to-Drain ("Miller") Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Internal Source Inductance
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Parameter
Continuous Source Current
(Body Diode)
Pulsed Source Current
(Body Diode)
Diode Forward Voltage
Reverse Recovery Time
Reverse Recovery Charge
Forward Turn-On Time
Min.
30
1.0
55
Typ.
0.052
14
230
29
35
Max. Units
Conditions
V
V
GS
= 0V, I
D
= 250µA
V/°C Reference to 25°C, I
D
= 1mA
0.006
V
GS
= 10V, I
D
= 71A
Ω
0.009
V
GS
= 4.5V, I
D
= 59A
V
V
DS
= V
GS
, I
D
= 250µA
S
V
DS
= 25V, I
D
= 71A
25
V
DS
= 30V, V
GS
= 0V
µA
250
V
DS
= 24V, V
GS
= 0V, T
J
= 150°C
100
V
GS
= 16V
nA
-100
V
GS
= -16V
140
I
D
= 71A
41
nC
V
DS
= 24V
78
V
GS
= 4.5V, See Fig. 6 and 13
V
DD
= 15V
I
D
= 71A
R
G
= 1.3Ω
R
D
= 0.20Ω, See Fig. 10
Between lead,
7.5
nH
and center of die contact
5000
V
GS
= 0V
1800
pF
V
DS
= 25V
880
= 1.0MHz, See Fig. 5
Source-Drain Ratings and Characteristics
I
S
I
SM
Min. Typ. Max. Units
V
SD
t
rr
Q
rr
t
on
Conditions
D
MOSFET symbol
140
showing the
A
G
integral reverse
470
p-n junction diode.
S
1.3
V
T
J
= 25°C, I
S
= 71A, V
GS
= 0V
120 180
ns
T
J
= 25°C, I
F
= 71A
450 680
nC di/dt = 100A/µs
Intrinsic turn-on time is negligible (turn-on is dominated by L
S
+L
D
)
Notes:
Repetitive rating; pulse width limited by
max. junction temperature. ( See fig. 11 )
V
DD
= 15V, starting T
J
= 25°C, L = 180µH
R
G
= 25Ω, I
AS
= 71A. (See Figure 12)
Pulse width
≤
300µs; duty cycle
≤
2%.
Uses IRL3803 data and test conditions.
Calculated continuous current based on maximum allowable
junction temperature;for recommended current-handling of the
package refer to Design Tip # 93-4
I
SD
≤
71A, di/dt
≤
130A/µs, V
DD
≤
V
(BR)DSS
,
T
J
≤
175°C
** When mounted on 1" square PCB ( FR-4 or G-10 Material ).
For recommended footprint and soldering techniques refer to application note #AN-994.
2
www.irf.com
IRL3803S/L
10000
10000
VGS
TOP
15V
12V
10V
8.0V
6.0V
4.0V
3.0V
BOTTOM 2.0V
I
D
, Drain-to-Source Current (A)
1000
I
D
, Drain-to-Source Current (A)
1000
VGS
15V
12V
10V
8.0V
6.0V
4.0V
3.0V
BOTTOM 2.0V
TOP
100
100
10
10
1
1
2.0V
0.1
0.1
2.0V
0.01
0.1
20µs PULSE WIDTH
T
J
= 25°C
10
A
1
100
0.01
0.1
20µs PULSE WIDTH
T
J
= 175°C
1
10
A
100
V
DS
, Drain-to-Source Voltage (V)
V
DS
, Drain-to-Source Voltage (V)
Fig 1.
Typical Output Characteristics
Fig 2.
Typical Output Characteristics
1000
2.0
I
D
, Drain-to-Source Current (A)
T
J
= 25°C
100
T
J
= 175°C
R
DS(on)
, Drain-to-Source On Resistance
(Normalized)
I
D
= 120A
1.5
10
1.0
1
0.5
0.1
0.01
2.0
3.0
4.0
5.0
V
DS
= 25V
20µs PULSE WIDTH
6.0
7.0
8.0
9.0
A
0.0
-60 -40 -20
0
20
40
60
V
GS
= 10V
80 100 120 140 160 180
A
V
GS
, Gate-to-Source Voltage (V)
T
J
, Junction Temperature (°C)
Fig 3.
Typical Transfer Characteristics
Fig 4.
Normalized On-Resistance
Vs. Temperature
www.irf.com
3
IRL3803S/L
10000
8000
V
GS
, Gate-to-Source Voltage (V)
V
GS
= 0V,
f = 1MHz
C
iss
= C
gs
+ C
gd
, C
ds
SHORTED
C
=C
C
iss C
rss
= C
gd
+ C
oss
ds
gd
15
I
D
= 71A
V
DS
= 24V
V
DS
= 15V
12
C, Capacitance (pF)
6000
C
oss
9
4000
6
C
rss
2000
3
0
1
10
100
A
0
0
40
80
FOR TEST CIRCUIT
SEE FIGURE 13
120
160
A
200
V
DS
, Drain-to-Source Voltage (V)
Q
G
, Total Gate Charge (nC)
Fig 5.
Typical Capacitance Vs.
Drain-to-Source Voltage
Fig 6.
Typical Gate Charge Vs.
Gate-to-Source Voltage
1000
1000
I
SD
, Reverse Drain Current (A)
OPERATION IN THIS AREA LIMITED
BY R
DS(on)
10µs
100
T
J
= 175°C
I
D
, Drain Current (A)
100
100µs
T
J
= 25°C
1ms
10
0.4
0.8
1.2
1.6
2.0
2.4
V
GS
= 0V
2.8
A
10
1
T
C
= 25°C
T
J
= 175°C
Single Pulse
10
10ms
A
100
3.2
V
SD
, Source-to-Drain Voltage (V)
V
DS
, Drain-to-Source Voltage (V)
Fig 7.
Typical Source-Drain Diode
Forward Voltage
Fig 8.
Maximum Safe Operating Area
4
www.irf.com
IRL3803S/L
140
LIMITED BY PACKAGE
120
V
DS
V
GS
R
G
4.5V
Pulse Width
≤ 1
µs
Duty Factor
≤ 0.1 %
R
D
D.U.T.
+
I
D
, Drain Current (A)
100
80
60
40
20
0
25
50
75
100
125
150
175
V
DD
-
Fig 10a.
Switching Time Test Circuit
V
DS
90%
T
C
, Case Temperature ( °C)
Fig 9.
Maximum Drain Current Vs.
Case Temperature
10%
V
GS
t
d(on)
t
r
t
d(off)
t
f
Fig 10b.
Switching Time Waveforms
1
Thermal Response (Z
thJC
)
D = 0.50
0.20
0.1
0.10
0.05
0.02
0.01
P
DM
t
1
SINGLE PULSE
(THERMAL RESPONSE)
Notes:
1. Duty factor D = t
1
/ t
2
2. Peak T
J
= P
DM
x Z
thJC
+ T
C
0.0001
0.001
0.01
0.1
1
t
2
0.01
0.00001
t
1
, Rectangular Pulse Duration (sec)
Fig 11.
Maximum Effective Transient Thermal Impedance, Junction-to-Case
www.irf.com
5