CARDINAL
COMPONENTS
CARDINAL
COMPONENTS
Field Programmable Blank Oscillator
instrument within seconds
•
Can be programmed twice
•
Standard Package Options
•
Also available in 2.7 V
•
Programmed with the PG-3000, PG-3100 field oscillator programming
Series CPP
Part Numbering Example: CPP C 1 L Z - A5 B6 - XX.XXXX TS
CPP
C
1
L
Z
A5
B6
XX.XXXX
TS
OPERATING TEMP.
SERIES OUTPUT PACKAGE STYLE VOLTAGE ADDED FEATURES
FREQUENCY TRI-STATE
STABILITY
Blank = 5V Blank = Bulk
Blank = 0°C +70°C B6 = ±100 ppm 0.500 ~133.000 TS = Tri-State
CPP C = CMOS 1 = Full Size
MHz
= Tube
A5
= -20°C +70°C BP = ±50 ppm
T = TTL 4 = Half Size
PD=PowerDwn
L = 3.3 V T
BR =
+25 ppm
Z
= Tape and Reel A7
= -40°C +85°C
5 = 3.2X5 Ceramic
7 = 5X7 Ceramic
8 = PLASTIC SMD
Specifications:
Description
Frequency Range:
Programmable to Any Discrete
Frequency
Available Stability Options:
Min
0.5
Typ
Max
133.000
Unit
MHz
-100
-50
-25
4.5
3.0
0
-20
-40
-55
5.0
3.3
100
50
25
5.5
3.6
+70
+70
+85
+125
±5
ppm
ppm
ppm
V
V
°C
°C
°C
°C
Programmable Supply Voltage:
(1–133 MHz)
(1–100 MHz)
Operating Temperature
Range Options:
Storage Temperature:
Aging (PPM/Year)
Ta=25C, Vdd=5/3.3V
Programmable Output Level:
Packaging:
TTL/CMOS
Tape and Reel (1K per Reel)
Tube
Operating Conditions:
Description
Vdd
C
TTL
Supply Voltage
Max Capacitive Load on outputs for TTL levels
4.5V–5.5V Vdd < 40 MH
Z
4.5V–5.5V Vdd > 40–133 MH
Z
Max Capacitive Load on outputs for CMOS levels
4.5V–5.5V Vdd, < 66 MHz
4.5V–5.5V Vdd, >66–133 MHz
3.0V–3.6V Vdd, < 40 MHz
3.0V–3.6V Vdd, >40–100 MHz
Min
3.0
Max
5.5
50
25
50
25
30
15
Unit
V
pF
pF
pF
pF
pF
pF
C
CMOS
145 Route 46 West
Wayne, NJ 07470
Rev:
E
0121511-3
Cardinal Components, Inc.
O-34
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
CARDINAL
COMPONENTS
CARDINAL
COMPONENTS
Field Programmable Blank Oscillator
instrument within seconds
•
Can be programmed twice
•
Standard Package Options
•
Programmed with the PG-3000, PG-3100 field oscillator programming
Series CPP
Electrical Characteristics
Description
Input Characteristics (Pin 1):
V
IL
, Low–Level Input Voltage
TO DISABLE OUTPUT
T
EST
C
ONDITIONS
4.5–5.5V Vdd
3.0–3.6V Vdd
4.5–5.5V Vdd
3.0–3.6V Vdd
V
IN
= 0V
V
IN
=Vdd
4.5V–5.5V Vdd, 16 mA I
OL
3.0V–3.6V Vdd, 8 mA I
OL
4.5V–5.5V Vdd, -16 mA I
OL
4.5V–5.5V Vdd, -16 mA I
OL
3.0V–3.6V Vdd, -8 mA I
OL
4.5–5.5 Vdd, O
UTPUT
F
REQ
< 133 MHz
3.0–3.6 Vdd, O
UTPUT
F
REQ
< 100 MHz
Min
Typ
Max Unit
0.8
V
0.2Vdd V
V
IH
, High–Level Input Voltage
TO ENABLE OUTPUT
Or
OPEN
2.0
0.7Vdd
10
5
0.4
0.4
2.4
Vdd-0.4
Vdd-0.4
45
25
10
50
8.0
200
1.1
50
3.0
100
20
I
IL
, Input Low Current
I
IH
, Input High Current
Output Characteristics:
V
OL
, Low–Level Output Voltage
V
OHTTL
,
High-level Output Voltage TTL
V
OHCMOS
,
High-level CMOS Voltage
Power Supply Current:
(unloaded)
Standby Current:
Pull-Up (Pin 1)
Tri-State Leakage Current
Output Enable Mode:
Power Down Mode:
V
V
µA
µA
V
V
V
V
V
mA
mA
µA
MΩ
KΩ
µA
4.5–5.5 Vdd, V
IN
= 0V
4.5–5.5 Vdd, V
IN
= 0.7V
5.0 Vdd
Output is Tri-Stated
Output is Tri-Stated.
" Tristate Internal pull up Output active when high"
145 Route 46 West
Wayne, NJ 07470
Rev:
E
0121511-3
Cardinal Components, Inc.
O-35
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
CARDINAL
COMPONENTS
CARDINAL
COMPONENTS
Field Programmable Blank Oscillator
instrument within seconds
•
Can be programmed twice
•
Standard Package Options
•
Programmed with the PG-3000, PG-3100 field oscillator programming
Series CPP
Output Clock Switching Characteristics
Description
Duty Cycle:
TTL @ 1.4 V
4.5-5.5 Vdd
T
EST
C
ONDITIONS
< 50 MHz, C
L
= 50 pF
50–66 MHz, C
L
= 15 pF
66–125 MHz, C
L
= 25 pF
125–133 MHz, C
L
= 15 pF
< 66 MHz, C
L
< 25 pF
66–125 MHz, C
L
< 25 pF
125–133 MHz, C
L
< 15 pF
< 40 MHz, C
L
< 30 pF
40-100 MHz, C
L
< 15 pF
0.8V–2.0V, 4.5-5.5 Vdd, C
L
= 50
0.8V–2.0V, 4.5-5.5 Vdd, C
L
= 25
0.8V–2.0V, 4.5-5.5 Vdd, C
L
= 15
0.2–0.8Vdd, 4.5-5.5 Vdd, C
L
= 50
0.2–0.8Vdd, 3.0–3.6 Vdd, C
L
= 30
0.2–0.8Vdd, 3.0–3.6 Vdd, C
L
= 15
Min
45
45
40
40
45
40
40
45
40
Typ
Max Unit
55
55
60
60
55
60
60
55
60
1.8
1.2
0.9
3.4
4.0
2.4
2
%
%
%
%
%
%
%
%
%
ns
ns
ns
ns
ns
ns
ms
ns
ns
ns
ns
ps
ps
ps
ps
Duty Cycle:
CMOS @ Vdd/2
4.5-5.5 Vdd
3.0–3.6 Vdd
Output Clock Rise/Fall
Start Up Time
Power Down Delay Time
Synchronous
Asynchronous
Output Disable Time
Synchronous
Asynchronous
Output Enable Time
RMS Period Jitter:
Peak to Peak *
From power on
PWR_DWN pin LOW to output Hi-Z
T/2
10
T/2
10
T
< 33.000 MHz
> 33.000, MHz
< 33.000 MHz
> 33.000 MHz
40
30
100
75
T+10
15
T+10
15
50
40
250
175
OE pin LOW to output Hi-Z
T = Frequency oscillator period
1.5 T + 25 ns
* Jitter tested at > 1,000,000 samples, exceeding JEDEC std JESD65.
Cardinal Components, Inc.
145
Route 46 West
Wayne, NJ 07470
Rev:
E-0121511-3
O-36
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
CARDINAL
COMPONENTS
CARDINAL
COMPONENTS
Field Programmable Blank Oscillator
Note: Bypass
Vdd
to GND with a 0.01
µ
F capacitor
Style 1 Full Size 14 Pin Dip
Style 4 Half Size 8 Pin Dip
PIN FUNCTION
1 CONTROL
7 GND
8 OUTPUT
14 Vdd
PIN FUNCTION
1 CONTROL
4 GND
5 OUTPUT
8 Vdd
Style 7 5x7 Ceramic SMD
Style 8 Plastic SMD
PIN FUNCTION
1 CONTROL
2 GND
3 OUTPUT
4 Vdd
Cardinal Components, Inc.
145 Route 46 West
Wayne, NJ 07470
Rev:
E
0121511-3
O-37
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
CARDINAL
COMPONENTS
CARDINAL
COMPONENTS
Field Programmable Blank Oscillator
Note: Bypass
Vdd
to GND with a 0.01
µ
F capacitor
Style 5 3.2x5 Ceramic SMD
Cardinal Components, Inc.
145 Route 46 West
Wayne, NJ 07470
Rev:
E
0121511-3
O-38
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
