电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C1206T270J2GAC

产品描述Ceramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000027uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT
产品类别无源元件    电容器   
文件大小698KB,共20页
制造商KEMET(基美)
官网地址http://www.kemet.com
标准  
下载文档 详细参数 全文预览

C1206T270J2GAC概述

Ceramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000027uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT

C1206T270J2GAC规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
Objectid2033058253
包装说明, 1206
Reach Compliance Codecompliant
Country Of OriginMexico
ECCN代码EAR99
YTEOL7.85
电容0.000027 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度0.78 mm
JESD-609代码e3
长度3.2 mm
安装特点SURFACE MOUNT
多层Yes
负容差5%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
封装形式SMT
包装方法BULK
正容差5%
额定(直流)电压(URdc)200 V
尺寸代码1206
表面贴装YES
温度特性代码C0G
温度系数30ppm/Cel ppm/°C
端子面层Matte Tin (Sn) - with Nickel (Ni) barrier
端子形状WRAPAROUND
宽度1.6 mm

文档预览

下载PDF文档
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Commercial Off-The-Shelf (COTS) for Higher Reliability
Applications, C0G Dielectric, 10 – 250 VDC
Overview
KEMET’s COTS program is an extension of KEMET knowledge of
high reliability test regimes and requirements. KEMET regularly
supplies “up-screened” products by working with customer
drawings and imposing specified design and test requirements.
The COTS program offers the same high quality and high
reliability components as up-screened products, but at a lower
cost to the customer. This is accomplished by eliminating the
need for customer-specific drawings to achieve the reliability
level required for customer applications. A series of tests and
inspections have been selected to provide the accelerated
conditioning and 100% screening necessary to eliminate infant
mortal failures from the population.
KEMET’s C0G dielectric features a 125°C maximum operating
temperature and is considered “stable.” The Electronics
Components, Assemblies & Materials Association (EIA)
characterizes C0G dielectric as a Class I material. Components
of this classification are temperature compensating and are
suited for resonant circuit applications or those where Q and
stability of capacitance characteristics are required. C0G exhibits
no change in capacitance with respect to time and voltage
and boasts a negligible change in capacitance with reference
to ambient temperature. Capacitance change is limited to ±30
ppm/ºC from −55°C to +125°C.
All COTS testing includes voltage conditioning and post-
electrical testing as per MIL–PRF–55681. For enhanced
reliability, KEMET also provides the following test level options
and conformance certifications:
Test Level A
Voltage Conditioning
DWV
IR@25°C
CAP
DF
PDA 8%
C of C
Test Level B
Voltage Conditioning
DWV
IR@25°C
CAP
DF
PDA 8%
DPA
C of C
Test Level C
Voltage Conditioning
DWV
IR@25°C
CAP
DF
PDA 8%
DPA
85/85
C of C
Ordering Information
C
1206
T
104
Capacitance
Code (pF)
Two significant
digits and
number of zeros
Use 9 for
1.0 – 9.9 pF
Use 8 for
0.5 – .99 pF
e.g., 2.2 pF = 229
e.g., 0.5 pF = 508
K
Capacitance
Tolerance
1
B = ±0.10 pF
C = ±0.25 pF
D = ±0.5 pF
F = ± 1%
G = ±2%
J = ±5%
K = ±10%
M = ±20%
5
G
A
C
TU
Case Size
Specification/
Ceramic
(L" x W")
Series
0402
0603
0805
1206
1210
1812
2220
T = COTS
Rated
Voltage Dielectric
Test Level
(VDC)
8 = 10
G = C0G A = Testing per MIL-
4 = 16
PRF-55681 PDA 8%
3 = 25
B = Testing per MIL-
6 = 35
PRF-55681 PDA 8%, DPA
5 = 50
per EIA-469
1 = 100
C = Testing per MIL-
2 = 200
PRF-55681 PDA 8%, DPA
A = 250
per EIA-469, Humidity per
MIL-STD-202, Method 103,
Condition A
Termination Packaging/
Finish
2
Grade (C-Spec)
C = 100%
Matte Sn
L = SnPb
(5% Pb
minimum)
G = Gold
(Au) 100
µin min.
See
"Packaging
C-Spec
Ordering
Options
Table"
1
2
Additional capacitance tolerance offerings may be available. Contact KEMET for details.
Additional termination finish options may be available. Contact KEMET for details.
Built Into Tomorrow
© KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard
Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com
C1026_C0G_COTS_SMD • 3/30/2022
1
关于“Width of data items...is greater than the memory width”
最近在学习使用Cyclone V,设计中用到了Nios软。单独采用Eclipse 调试nios 软核时没有问题,后来为了把程序固化到板上掉电不丢失,就有了问题: 在生成.hex文件之后,有一个步骤是“Update Mem ......
tianshuihu FPGA/CPLD
AVR+UART+Programmer
AVR+UART+Programmer...
ahshan Microchip MCU
模拟IC出货量今年将大增14%,电源管理成主力
便携式设备确实给PMU提供了强劲的增长 根据IC Insights报告显示,2013年模拟和数字IC 的销售额以及出货量都将有所增长,但是增长的强度却大不相同。图1显示了2012年模拟与数字IC市场的状况,以 ......
wstt 模拟与混合信号
分享TMS320C6678多核DSP的核间通信方法
多处理器内核之间的通信是多核处理器编程的一个重点及难点。对 KeyStone 架构 TMS320C6678 处理器的多核间通信可利用处理器间中断和核间通信寄存器来实现多核之间的通信。对此下面的文章给以详 ......
Aguilera DSP 与 ARM 处理器
利用数字存储示波器测量特殊信号
随着数字化技术、集成电路的高速发展,数字存储示波器以其强大的测试能力、稳定的性能和更快捷的数据处理方式越来越多的应用于科研生产中,已成为检测电子线路最有效的工具之一。通过示波器观察 ......
wonderto 测试/测量
论坛里有人在做DSP的外围硬件吗?
不管你是新手还是老手,只要对DSP和外围硬件感兴趣的都在这里冒个泡吧。 在家靠父母出门靠朋友。。。 人多力量大。...
安_然 DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1077  607  144  2742  2833  22  13  3  56  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved