电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT9365AI-2B2-30N62.500000X

产品描述LVDS Output Clock Oscillator, 62.5MHz Nom, QFN-6
产品类别无源元件    振荡器   
文件大小805KB,共16页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT9365AI-2B2-30N62.500000X概述

LVDS Output Clock Oscillator, 62.5MHz Nom, QFN-6

SIT9365AI-2B2-30N62.500000X规格参数

参数名称属性值
是否Rohs认证符合
Objectid7308428998
包装说明QFN-6
Reach Compliance Codecompliant
Country Of OriginMalaysia, Taiwan, Thailand
Factory Lead Time32 weeks
YTEOL6.71
其他特性ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
最长下降时间0.47 ns
频率调整-机械NO
频率稳定性25%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
标称工作频率62.5 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型LVDS
物理尺寸3.3mm x 2.6mm x 0.9mm
最长上升时间0.47 ns
最大供电电压3.3 V
最小供电电压2.7 V
标称供电电压3 V
表面贴装YES
最大对称度55/45 %
端子面层NICKEL PALLADIUM GOLD

文档预览

下载PDF文档
SiT9365
Description
Standard Frequency Ultra-low Jitter Differential Oscillator
Features
The
SiT9365
is a differential MEMS XO supporting
standard frequencies between 25 MHz and 325 MHz,
and engineered for low-jitter applications. Utilizing
SiTime’s unique DualMEMS
®
temperature sensing and
TurboCompensation
®
technology, the SiT9365 delivers
exceptional dynamic performance by providing
resistance to airflow, thermal gradients, shock and
vibration. This device also integrates multiple on-chip
regulators to filter power supply noise, eliminating the
need for a dedicated external LDO.
The SiT9365 can be factory programmed for specific
combinations of frequency, stability, voltage, and output
signaling. Programmability enables designers to optimize
clock configurations while eliminating long lead times and
customization costs associated with quartz devices
where each frequency is custom built.
Standard frequencies and programmability makes this
device ideal for telecom, networking, and industrial
applications that require a variety of frequencies and
operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing
related information.
32 standard frequencies from 25 MHz to 325 MHz
(For additional frequencies, refer to
SiT9366
and
SiT9367
datasheets)
LVPECL, Low-swing LVPECL, LVDS and HCSL output
signaling
0.1 ps RMS phase jitter (random) for Ethernet applications
Frequency stability as low as ±10 ppm
Wide temperature ranges from -40°C to 105°C
Industry-standard packages: 3.2 x 2.5 mm
2
, 7.0 x 5.0 mm
2
and 5.0 x 3.2 mm
2
package
Applications
10/40/100 Gbps Ethernet, SONET, SATA, SAS,
Fibre Channel
Telecom, networking, instrumentation, storage, servers
Block Diagram
Package Pinout
OE/NC
NC
GND
1
2
3
6
5
4
VDD
OUT-
OUT+
Figure 1. SiT9365 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 7
for Pin Descriptions)
Rev 1.1
20 July 2021
www.sitime.com

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1290  81  1140  1097  889  26  2  23  18  31 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved