电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C1812A511F2GAL7025

产品描述Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, BP, -/+30ppm/Cel TC, 0.00051uF, 1812,
产品类别无源元件    电容器   
文件大小160KB,共8页
制造商KEMET(基美)
官网地址http://www.kemet.com
下载文档 详细参数 全文预览

C1812A511F2GAL7025概述

Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, BP, -/+30ppm/Cel TC, 0.00051uF, 1812,

C1812A511F2GAL7025规格参数

参数名称属性值
是否Rohs认证不符合
Objectid926640738
包装说明, 1812
Reach Compliance Codenot_compliant
ECCN代码EAR99
YTEOL4.97
电容0.00051 µF
电容器类型CERAMIC CAPACITOR
介电材料CERAMIC
高度2.03 mm
JESD-609代码e0
长度4.57 mm
多层Yes
负容差1%
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形式SMT
包装方法TR, Plastic, 7 Inch
正容差1%
额定(直流)电压(URdc)200 V
系列C1812(BP,200V)
尺寸代码1812
温度特性代码BP
温度系数30ppm/Cel ppm/°C
端子面层Tin/Lead (Sn70Pb30) - with Nickel (Ni) barrier
宽度3.18 mm

文档预览

下载PDF文档
CERAMIC HIGH RELIABILITY
GENERAL INFORMATION GR900 SERIES
HIGH RELIABILITY — GR900
GR900 capacitors are intended for use in any application where
the chance of failure must be reduced to the lowest possible
level. While any well-made multilayer ceramic capacitor is an
inherently reliable device, GR900 capacitors receive special
attention in all phases of manufacture including:
— Raw Materials Selection
— Special Designs
— Clean Room Production
— Individual Batch Testing
— C-SAM (when applicable)
— Singular Batch Identity is Maintained
— Destructive Physical Analysis
These parts are well worth the added investment in comparison
to the cost of a device or system failure.
Typical applications include:
Medical, Aerospace, Communication Satellites, Radar, Guidance
Systems.
SCREENING AND SAMPLE TESTS
Each batch receives the following testing/inspections:
Preliminary:
1. Destructive Physical Analysis: (DPA) - A sample is pulled from
each lot and examined per EIA-469 and KEMET’s strict internal
void and delamination criteria. Sampling plan is per MIL-PRF-123.
2. C-SAM - May be performed on batches failing to meet the
DPA criteria for removal of marginal product. Not required on
each lot.
Group A
1. Thermal Shock
— Materials used in the construction of mul-
tilayer ceramic capacitors possess various thermal coefficients of
expansion. To assure maximum uniformity, each part is temper-
ature cycled in accordance to MIL-STD-202, Method 107,
Condition A with Step 3 being 125°C. Number of cycles shall be
20 (100% of lot).
2. Voltage Conditioning
— One of the most strenuous environ-
ments for any capacitor is the high temperature/high voltage test.
All units are subject to twice-rated voltage to the units at the max-
imum rated temperature of 125°C for a minimum of 168 hours
and a maximum of 264 hours. The voltage conditioning may be
terminated at any time during 168 hours to 264 hours time inter-
val that confirmed failures meet the requirements of the PDA dur-
ing the last 48 hours of 1 unit or .4% (100% of lot).
Optional Voltage Conditioning (Accelerated Voltage
Conditioning)
— All conditions of the standard voltage condi-
tioning apply with the exception of increased voltage and
decreased test time. Refer to MIL-PRF-123 for the proper formula.
*Step 5 is performed on chips at this point (100% of lot).
3. Dielectric Withstanding Voltage
— 250% of the dc rated volt-
age at 25°C (100% of lot).
4. Insulation Resistance
— The 25°C measurement with rated
voltage applied shall be the lesser of 100 GΩ or 1000 megohm-
microfarads (100% of lot).
*5. Insulation Resistance
— The 125°C measurement with
rated voltage applied shall be the lesser of 10 GΩ or 100
megohm-microfarads (100% of lot). For chips, 125°C IR is per-
formed prior to Step 3 above.
6. Storage
at 150°C for 2 hours minimum without voltage applied
followed by a 12-hour minimum stabilization period (temperature
characteristic BX only).
7. Capacitance
— Shall be within specified tolerance at 25°C
(100% of lot). (Aging phenomenon is taken into account for BX
dielectric to obtain capacitance.)
8. Dissipation Factor
— Shall not exceed 2.5% for X7R (BX)
dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)
9. Percent Defective Allowable (PDA)
— The overall PDA is 8%
for parts outside the MIL-PRF-123 values. The PDA is per MIL-
PRF-123 for all parts that are valid MIL-PRF-123 values. The PD
includes steps 1 through 8 above with the following exceptions.
Capacitance exclusion - capacitance values no more than 5% or
.5pF, whichever is greater for BX characteristic or 1% or .3pF,
whichever is greater for BP characteristic beyond specified toler-
ance limit, shall be removed from the lot but shall not be consid-
ered defective for determination of the PD.
Insulation Resistance at 25°C — Product which is not acceptable
for twice the military limit but is acceptable per the military limit,
is removed from the lot but shall not be considered defective for
determination of the PD.
10. Visual and Mechanical Examination
— Performed per MIL-
PRF-123 criteria.
11. Radiographic Examination (Leaded Devices Only)
Radial devices receive a one-plane X-ray.
12. Destructive Physical Analysis (DPA)
— A sample is exam-
ined on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.
STANDARD PACKAGING
All products are packaged in trays except C512 capacitors which
are packaged 1 piece per bag.
DATA PACKAGE
A data package is sent with each shipment which contains:
1.
Final Destructive Physical Analysis (DPA) report.
2.
Certificate of Compliance stating that the parts meet all applic-
able requirements of the appropriate military specification to the
best failure level to which KEMET is approved.
3.
Summary of Group A Testing.
12
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
菜鸟请教
请问:eboot.bin,eboot.nbo,NK.bin,NK.nbo各有什么作用?...
mpc 嵌入式系统
FAQ_ 一些板子醒来后不能正常工作
本文作者:ST工程师Joshua Zhu 点击下载pdf文档查看:442321 关键词:S2-LP, sub 1GHZ 问题: 一些客户反馈:一些板子醒来后不能正常工作, 原理图如下: 442322 ST工程师回 ......
nmg 意法半导体-低功耗射频
TMC2310 DSP芯片在水下目标检测与参数估计中的应用
了解TMC2310芯片的主要特点、功能及其结构,给出了采用该芯片的水声信号处理系统电路原理框图和软件设计流程。该水声信号处理系统可对水下目标进行实时高速检测和参量估计,已在最近几年进行 ......
Aguilera 微控制器 MCU
一些有关电子赛的好资料
本帖最后由 paulhyde 于 2014-9-15 09:28 编辑 一些有关电子赛的好资料 ...
qpzianeng 电子竞赛
下载中心精品资源推荐--菜鸟5小时速成FPGA PCIE设计高手教程
本帖最后由 tiankai001 于 2015-6-29 23:20 编辑 菜鸟5小时速成FPGA PCIE设计高手教程近年来,随着FPGA日益强大,许多高速设计开始采用FPGA实现高速串行协议PCIE等等研发产品需从多方面考虑 ......
tiankai001 下载中心专版
【求助】帮看看我的键盘程序的问题
我用的是P1口中断方式,现在的问题是我按一下某个键,那个键值会重复显示好几次,我觉得问题可能是按键的后沿抖动导致同一次按键产生了多次中断,不知是不是这样?这个问题怎么解决呢?我又不能 ......
watersondf 微控制器 MCU

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 576  1216  2447  254  2274  12  25  50  6  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved