VT-840
Temperature Compensated Crystal Oscillator,
Voltage Controlled Temperature Compensated Crystal Oscillator
VT-840
Description
Vectron’s VT-840 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, clipped sine wave output, analog
temperature compensated oscillator, operating off a 1.8, 2.5, 2.8, 3.0 or 3.3 volt supply in a hermetically sealed 2.5x2.0 ceramic
package.
Features
•
•
•
•
•
•
Output Frequencies to 52 MHz
±0.5ppm Temperature Stability
Fundamental Crystal Design
Optional VCXO Function available
Low Power
Hermetically Sealed Ceramic SMD package
ag
•
•
•
•
•
•
•
Applications
Wireless Communications
GPS
Base Stations
Point to point radios
Broadband Access
Test Equipment
Handsets
• Product is compliant to RoHS directive
and fully compatible with lead free assembly
Block Diagram
V
DD
Crystal
Output
Analog
Temperature
Comp.
Vcontrol or NC
Gnd
Page1
Table 1. Electrical Performance
Parameter
Output Frequency
Supply Voltage
1
,
ordering option
Supply Current,
10.000 to 26.000MHz
26.001 to 52.000MHz
Operating Temperature,
ordering option
Stability Over T
OP
,
ordering option
Initial Accuracy
2
, “No Adjust” Option
Power Supply Stability
Load Stability
Aging
Pull Range,
ordering option
Specifications
Performance Specifications
Symbol
f
O
V
DD
I
DD
2.0
2.5
T
OP
-20/70, -30/85, -40/85
±0.5, ±1.0, ±1.5, ±2.0, ±2.5
±1.0
±0.2
±0.2
±1.0
TPR
0.3
0.5
500
V
O
p/p
0.8
10K II 10pF
dBc/Hz
-85
-110
-130
-148
-148
2
ms
±5, ±8, ±10, ±12
1.5
2.5
mA
mA
°C
ppm
ppm
ppm
ppm
ppm/1st yr
ppm
V
V
Kohm
V
Min.
10.000
Typ
+1.8, +2.5, +2.8, +3.0, +3.3
Max
52.000
Units
MHz
V
Control Voltage to reach Pull Range, 1.8V option
+2.5V, +2.8V, +3.0V and +3.3 V options
Control Voltage Impedance
Output Level
3
Output Load
Phase Noise, 26.000MHz
10Hz
100Hz
1kHz
10kHz
100kHz
Start Up Time
1. The VT-840 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor
2. Initial Accuracy is before IR reflow, allow and additional 1ppm shift through 2 reflows and 24 hours.
3. The Output is DC coupled and would normally be AC coupled with a capacitor.
Outline Drawing
Marking Information
Line 1
XXXX - Frequency (Example: 4500 for 45MHz)
YWW - Date Code of Crystal
Y - Year
WW - Week of the Year
Line 2
Yww - Date Code of TCXO
Y - Year
ww - Week of the Year
W- Manufacturing Location
- Pin 1 Indicator
Recommended Pad Layout
XXXX YWW
Yww W
Table 2. Pinout
Pin #
1
Bottom View
2
3
4
5
Dimensions in mm
6
Symbol
V
C
NC
GND
Fo
NC
V
DD
Function
TCXO Control Voltage or Ground
Make No Connection
Electrical and Lid Ground
Output Frequency
Make No Connection
Supply Voltage
Page2
VCXO Function
S
VCXO Feature:
The VT-840 can be ordered with a VCXO function for applications were it will be used in a PLL, or the output
frequency needs fine tune or calibration adjustments. This is a high impedance input , 500 Kohm, and can be driven with an op-
amp or terminated with adjustable resistors etc.
Pin 1 should not be left floating on the VCXO optional device.
“No Adjust” Option:
In applications were the VT-840 will not be used in a PLL , or the output frequency does not need fine tune
adjustments, the best device to use would be a VT-840-xxx-xxx0. By using the “no adjust” option, the circuit is simplified as Vc
does not need to be adjusted or set to a predetermined voltage and pin 1 should be grounded (pin 1 can be left open but should
not be set to a voltage such as an RF signal or power supply voltage.
Clipped Sine Wave Output
Maximum Ratings
S
Absolute Maximum Ratings and Handling Precautions
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other
excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended
periods may adversely affect device reliability.
Although ESD protection circuitry has been designed into the VT-840, proper precautions should be taken when handling and mounting,
VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.
ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for
the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.
Table 3. Maximum Ratings
Parameter
Storage Temperature
Supply Voltage
Control Voltage
ESD, Human Body Model
ESD, Charged Device Model
Symbol
T
STORE
V
DD
V
C
HBM
CDM
Rating
-55/125
-0.6 to 6
0/V
DD
1500
100
Unit
ºC
V
V
V
V
Page3
Table 4. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Fine and Gross Leak
Resistance to Solvents
Moisture Sensitivity Level
Contact Pads
Condition
MIL-STD-883 Method 2002
MIL-STD-883 Method 2007
MIL-STD-883 Method 1010
MIL-STD-883 Method 2003
MIL-STD-883 Method 1014
MIL-STD-883 Method 2015
MSL1
Gold (0.5um min - 0.8um max) over Nickel
IR Compliance
S
Suggested IR Profile
Devices are built using lead free epoxy and can be subjected to
standard lead free IR reflow conditions shown in Table 5. Contact
pads are gold over nickel and lower maximum temperatures can also
be used, such as 220C.
Table 5. Reflow Profile
Parameter
PreHeat Time
Ramp Up
Time above 217°C
Time to Peak Temperature
Time at 260°C
Time at 240°C
Ramp down
Symbol
ts
R
UP
tL
tAMB-P
tP
tP2
R
DN
Value
200 sec Max
3°C/sec Max
150 sec Max
480 sec Max
30 sec Max
60 sec Max
6°C/sec Max
Tape & Reel
Table 6. Tape and Reel Information
Tape Dimensions (mm)
W
8.0
F
3.5
Do
1.5
Po
4.0
P1
4.0
A
180
B
2.0
Reel Dimensions (mm)
C
13
D
21.0
N
60.0
W1
9.0
W2
11.4
#/Reel
Page4
Ordering Information
Table 7. Standard Frequencies (MHz)
10.000
19.200
39.000
10.240
20.000
40.000
12.000
24.000
42.000
12.8000
25.000
44.000
14.000
25.6000
45.000
14.400
26.000
48.000
16.000
30.000
50.000
16.369
31.250
52.000
16.384
32.000
16.800
38.400
VT-840- E F J - 5070- xxMxxxxxxx
Product
TCXO
Package
2.0x2.5 Ceramic
Voltage Options
E: +3.3 Vdc ±10%
F: +3.0 Vdc ±10%
G: +2.8 Vdc ±10%
H: +2.5 Vdc ±10%
J: +1.8 Vdc ±10%
Output
F: Clipped Sine Wave
Frequency in MHz
Tuning
0: Fixed, No tuning
A: ±5ppm
B: ±8ppm
C: ±10ppm
D: ±12ppm
Stability
507: ±0.5ppm
106: ±1.0ppm
156: ±1.5ppm
206: ±2.0ppm
256: ±2.5ppm
*Note: not all combination of options are available.
Other specifications may be available upon request.
Temp Range
J: -20/70°C
H: -30/85°C
E: -40/85°C
Example: VT-840-EFJ-5070-26M0000000
*
Add
_SNPBDIP
for tin lead solder dip
Example: VT-840-EFJ-5070-26M0000000_SNPBDIP
For Additional Information, Please Contact
Revision History
Revision Date
May 17, 2013
Oct 29, 2013
Feb 11, 2014
Sep 17, 2015
Jan 17, 2017
Aug 10, 2018
Approved
VN
VN
VN
VN
RC
FB
Description
Removed 4-pad package option and retained only the 6-pad ppackage option.
Updaetd Asia contact information
Updated Vectron Logo and Hudson address
Added Product Marking Information
Update IR Compliance
Update logo and contact information, add “SNPBDIP” ordering option
Page5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
