1 – 110 MHz, -55 to 125°C, SOT23, Endura™ Series Oscillator
Features
◼
◼
Applications
◼
◼
◼
◼
◼
◼
◼
◼
◼
◼
◼
Best acceleration sensitivity of 0.1 ppb/g
Any frequencies between 1 MHz and 110 MHz accurate to
6 decimal places
Supply voltage of 1.8V or 2.25V to 3.63V
Excellent total frequency stability as low as ±20 ppm
Low power consumption of 3.8 mA typical at 1.8V
LVCMOS/LVTTL compatible output
AEC-Q100 qualified
5-pin SOT23-5 package: 2.9 x 2.8 mm x mm
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
Contact SiTime
for up-screening and LAT programs
Avionics systems
Field communication systems
Telemetry applications
Electrical Characteristics
Table 1. Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise
stated. Typical values are at 25°C and nominal supply voltage.
Parameters
Output Frequency Range
Symbol
f
Min.
1
Typ.
–
–
–
–
–
–
–
–
–
–
Max.
110
Unit
MHz
Condition
Refer to Tables 14 to 16 for a
list of supported frequencies
Frequency Range
Frequency Stability and Aging
Frequency Stability
F_stab
-20
-25
-30
-50
+20
+25
+30
+50
ppm
ppm
ppm
ppm
Inclusive of Initial tolerance at 25°C, 1st year aging at 25°C, and
variations over operating temperature, rated power supply
voltage and load (15 pF ± 10%).
Operating Temperature Range
Operating Temperature Range
(ambient)
T_use
-40
-40
-40
-55
Acceleration (g) sensitivity,
Gamma Vector
Supply Voltage
F_g
–
+85
+105
+125
+125
0.1
°C
°C
°C
°C
ppb/g
AEC-Q100 Grade 3
AEC-Q100 Grade 2
AEC-Q100 Grade 1
Extended cold, AEC-Q100 Grade1
Rugged Characteristics
Low sensitivity grade; total gamma over 3 axes; 15 Hz to
2 kHz; MIL-PRF-55310, computed per section 4.8.18.3.1
Supply Voltage and Current Consumption
1.8
–
4.0
3.8
–
1.5
1.3
–
1.98
3.63
4.8
4.5
V
V
mA
mA
All voltages between 2.25V and 3.63V including 2.5V, 2.8V,
3.0V and 3.3V are supported.
No load condition, f = 20 MHz, Vdd = 2.25V to 3.63V
No load condition, f = 20 MHz, Vdd = 1.8V
Vdd
1.62
2.25
–
–
Current Consumption
Idd
LVCMOS Output Characteristics
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
45
–
–
Output High Voltage
VOH
90%
55
3
2.5
–
%
ns
ns
Vdd
All Vdds
Vdd = 2.25V - 3.63V, 20% - 80%
Vdd = 1.8V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Pin 1, OE
Pin 1, OE
Pin 1, OE logic high or logic low
Output Low Voltage
VOL
–
–
10%
Vdd
Input Characteristics
Input High Voltage
Input Low Voltage
Input Pull-up Impedance
VIH
VIL
Z_in
70%
–
–
–
–
100
–
30%
–
Vdd
Vdd
k
Rev 1.00
July 24, 2020
www.sitime.com
SiT2044B
1 – 110 MHz, -55 to 125°C, SOT23, Endura™ Series Oscillator
Table 1. Electrical Characteristics
(continued)
Parameters
Startup Time
Enable/Disable Time
Standby Current
Symbol
T_start
T_oe
I_std
Min.
–
–
–
–
–
RMS Period Jitter
RMS Phase Jitter (random)
T_jitt
T_phj
–
–
–
–
Typ.
–
–
2.6
1.4
0.6
1.6
1.9
0.5
1.3
Max.
5.5
130
–
–
–
Jitter
2.5
3.0
–
–
ps
ps
ps
ps
f = 75 MHz, 2.25V to 3.63V
f = 75 MHz, 1.8V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz
f = 75 MHz, Integration bandwidth = 12 kHz to 20 MHz
Unit
ms
ns
A
A
A
Condition
Measured from the time Vdd reaches its rated minimum value
f = 110 MHz. For other frequencies, T_oe = 100 ns + 3 * cycles
Vdd = 2.8V to 3.3V,
ST
= Low, Output is weakly pulled down
Vdd = 2.5V,
ST
= Low, Output is weakly pulled down
Vdd = 1.8V,
ST
= Low, Output is weakly pulled down
Startup and Resume Timing
Table 2. Pin Description
Pin
1
2
Symbol
GND
NC
Power
No Connect
Output Enable
3
OE/NC
No Connect
4
5
VDD
OUT
Power
Output
Functionality
Electrical ground
No connect
H
[1]
: specified frequency output
L: output is high impedance. Only output driver is disabled.
Any voltage between 0 and Vdd or Open
[1]
: Specified
frequency output. Pin 3 has no function.
Power supply voltage
[2]
Oscillator output
NC
2
Top View
GND
1
5
OUT
YXXXX
OE/NC
3
4
VDD
Figure 1. Pin Assignments
Notes:
1. In OE or ST mode, a pull-up resistor of 10 kΩ or less is recommended if pin 3 is not externally driven. If pin 3 needs to be left floating, use the NC option.
2. A capacitor of value 0.1 µF or higher between Vdd and GND is required.
Table 3. Absolute Maximum Limits
Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual perfor-
mance of the IC is only guaranteed within the operational specifications, not at absolute maxim um ratings.
Parameter
Storage Temperature
Vdd
Electrostatic Discharge
Soldering Temperature (follow standard Pb free soldering guidelines)
Junction Temperature
[3]
Note:
3.
Min.
-65
-0.5
–
–
–
Max.
150
4
2000
260
150
Unit
°C
V
V
°C
°C
Exceeding this temperature for extended period of time may damage the device.
Table 4. Thermal Consideration
[4]
Package
SOT23-5
Note:
4.
JA, 4 Layer Board
(°C/W)
421
JC, Bottom
(°C/W)
175
Refer to JESD51 for
JA
and
JC
definitions, and reference layout used to determine the
JA
and
JC
values in the above table.
Table 5. Maximum Operating Junction Temperature
[5]
Max Operating Temperature (ambient)
85°C
105°C
125°C
Note:
5.
Maximum Operating Junction Temperature
95°C
115°C
135°C
Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.
Rev 1.00
Page 2 of 13
www.sitime.com
SiT2044B
1 – 110 MHz, -55 to 125°C, SOT23, Endura™ Series Oscillator
Table 6. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Moisture Sensitivity Level
Condition/Test Method
MIL-STD-883F, Method 2002
MIL-STD-883F, Method 2007
JESD22, Method A104
MIL-STD-883F, Method 2003
MSL1 @ 260°C
Rev 1.00
Page 3 of 13
www.sitime.com
SiT2044B
1 – 110 MHz, -55 to 125°C, SOT23, Endura™ Series Oscillator
Test Circuit and Waveform
Test
Point
Vout
Vdd
tr
80% Vdd
Power
Supply
tf
5
15 pF
(including probe
and fixture
capacitance)
4
0.1µF
50%
20% Vdd
High Pulse
(TH)
Period
Low Pulse
(TL)
1
2
3
Vdd
1k
OE/ST Function
Figure 2. Test Circuit
[6]
Note:
6.
Figure 3. Waveform
[6]
Duty Cycle is computed as Duty Cycle = TH/Period.
Timing Diagrams
90% Vdd
Vdd
50% Vdd
T_oe
Vdd
Pin 4 Voltage
T_start
No Glitch
during start up
OE Voltage
CLK Output
HZ
CLK Output
HZ
T_start: Time to start from power-off
T_oe: Time to re-enable the clock output
Figure 4. Startup Timing (OE Mode)
[7]
Figure 5. OE Enable Timing (OE Mode Only)
Vdd
OE Voltage
50% Vdd
T_oe
CLK Output
HZ
T_oe: Time to put the output in High Z mode
Figure 6. OE Disable Timing (OE Mode Only)
Note:
7.
SiT2044 has “no runt” pulses and “no glitch” output during startup or resume.
Rev 1.00
Page 4 of 13
www.sitime.com
SiT2044B
1 – 110 MHz, -55 to 125°C, SOT23, Endura™ Series Oscillator
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
