Very low Jitter and Phase Noise (30-70ps Pk-Pk typical)
Up to 3 programmable outputs
Output frequency up to 200MHz CMOS.
Accepts Crystal or reference clock inputs
o
Fundamental crystal: 10MHz-30MHz
o
3
RD
overtone crystal: Up to 75MHz
o
Reference input: Up to 200MHz
Accepts <1.0V reference signal input voltage
One programmable I/O pin can be configured as
Programmable clock, or Frequency Selection input,
or output Enable (OE) or Power Down (PDB) input.
Single 2.5V or 3.3V ± 10% power supply
Operating temperature range from -40°C to 85°C
Available in 8-pin MSOP/SOIC, and 6-pin SOT Green/
RoHS compliant Packages
PIN CONFIGURATION
XIN/FIN
GND
CLK0
CLK1
1
8
XOUT
CLK2,OE,PDB,FSEL
NC
VDD
PL611-01
SOP-8
MSOP-8
2
3
4
7
6
5
•
•
•
•
•
CLK1
GND
XIN/FIN
1
2
3
6
5
4
VDD
CLK2,OE,PDB,FSEL
XOUT
SOT-6
PL611-01
DESCRIPTION
The PL611-01 is a low-cost general purpose frequency synthesizer and a member of PhaseLink’s Factory
Programmable ‘Quick Turn Clock (QTC)’ family. PhaseLink’s PL611-01 product family offers the versatility of
using a single Crystal or Reference Clock input and producing up to three different system clocks. They can
generate any output frequency up to 200 MHz from fundamental crystal input between 10 MHz - 30 MHz, or a 3rd
overtone crystal of up to 75Mhz, or a Reference clock input of up to 200 MHz. Cascading of the ICs to produce
additional clock frequencies is also supported.
BLOCK DIAGRAM
XIN/FIN
XOUT
Xtal
OSC
FRef
R-counter
(8-bit)
Phase
Detector
M -counter
(10-bit)
Charge
Pump
Loop
Filter
F
VCO
= F
Ref.
* (2 * M /R)
P-counter
(5-bit)
Selectable
/1,/2,/4,/8
VCO
Programming
Logic
FSEL
OE
PDB
CLoad
F
out
= F
VCO
/ (2 * P)
CLOCK[0:2]
Selectable
/1,/2
Programmable Function
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
Rev 09/27/05 Page 1
PL611-01
Programmable Quick Turn Clock
T M
KEY PROGRAMMING PARAMETERS
CLK[ 0:2 ]
Output Frequency
Fout = FIN * M / (R * P)
where M=10 bit
R= 8 bit
P= 5 bit
1. CLK[0:2]= Fout/[1,2,4,8]
2. CLK[0:2]= FIN or FIN/2
Output Drive Strength
Std: 10mA (default)
High: 24mA
Crystal Load
+/- 200ppm
tuning.
Programmable
Input/Output
One output pin can be
configured as
1. CLK2 - output
2. FSEL - input
3. OE - input
4. PDB - input
Charge-Pump
Current
4 levels of
pump current
settings
PIN DESCRIPTION
Pin #
MSOP-8
SOT-23
SOIC-8
1
2
3,4
5
6
3
2
1
6
Name
XIN/FIN
GND
CLK[0:1]
VDD
NC
Type
I
P
O
P
Description
Crystal or Reference input pin
GND connection
Programmable Clock Output
VDD connection (2.25~3.63V)
No Connect
This programmable I/O pin can be configured as a
programmable clock output (CLK2), or Output Enable
(OE) input, or Power Down input (PDB), or Frequency
Selection (FSEL) input pin. This pin has an internal
60KΩ pull up resistor.
CLK2, OE, PDB, FSEL
7
5
B
State
0
1
(default)
OE
Tristate
CLK[0:1]
Normal
mode
PDB
Power
Down
Mode
Normal
mode
FSEL
Select
Freq. ‘1’
Select
Freq. ‘2’
XOUT
8
4
O
Crystal output pin
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
Rev 09/27/05 Page 2
PL611-01
Programmable Quick Turn Clock
T M
ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
PARAMETERS
Supply Voltage Range
Input Voltage Range
Output Voltage Range
Soldering Temperature (Green package)
Data Retention @ 85°C
Storage Temperature
Ambient Operating Temperature
T
S
10
-65
-40
150
85
SYMBOL
V
DD
V
I
V
O
MIN.
MAX.
4.6
V
DD
+
0.5
V
DD
+
0.5
260
UNITS
V
V
V
°C
Year
°C
°C
-
0.5
-
0.5
-
0.5
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device
and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above
the operational limits noted in this specification is not implied.
AC SPECIFICATIONS
PARAMETERS
Crystal Input Frequency(XIN)
Input (FIN) Frequency
Input (FIN) Signal Amplitude
PLL Settling Time
Internally AC coupled
After Crystal Start Up (Crystal Input)
After Reference Input Present (FIN)
15pF Load, 10/90%VDD, Standard drive
15pF Load, 10/90%VDD, High drive
15pF Load, 90/10%VDD, Standard drive
15pF Load, 90/10%VDD, High drive
At VDD/2
Equal loading (15 pF). Equal frequency
& drive strength
With capacitive decoupling between VDD
and GND. Operating only one output.
70
45
2.5
1.0
2.5
1.0
50
0.9
CONDITIONS
Fundamental Crystal
3
rd
Overtone Crystal
MIN.
10
TYP.
MAX.
30
75
200
VDD
100
100
3.5
1.5
3.5
1.5
55
500
UNITS
MHz
MHz
MHz
Vpp
µs
µs
ns
ns
ns
ns
%
ps
Output Rise Time
Output Fall Time
Duty Cycle
Max. output skew between
same frequency clocks
Period Jitter, peak-to-peak*
(measured from 10,000
samples)
ps
* Note: Jitter performance depends on the programming parameters.
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
Rev 09/27/05 Page 3
PL611-01
Programmable Quick Turn Clock
T M
DC SPECIFICATIONS
PARAMETERS
Supply Current, Dynamic, with
Loaded Outputs
Operating Voltage
Output Low Voltage
Output High Voltage
Output Current, Standard drive
Output Current, High drive
Short-circuit Current
SYMBOL
CONDITIONS
At 10MHz, load=15pF
(PDB=1)
PDB=0
MIN.
TYP.
MAX.
15
5
UNITS
mA
µA
V
V
V
I
DD
V
DD
V
OL
V
OH
I
OSD
I
OHD
I
S
I
OL
= +4mA
Standard drive
I
OH
= -4mA
Standard drive
V
OL
= 0.4V, V
OH
= 2.4V
V
OL
= 0.4V, V
OH
= 2.4V
2.25
3.63
0.4
V
DD
–
0.4
10
24
±50
mA
mA
mA
CRYSTAL SPECIFICATIONS
PARAMETERS
Fundamental Crystal Resonator Frequency
3
rd
Overtone Crystal Resonator Frequency
Crystal Loading Rating
(The IC can be programmed for any value in this range.)
Maximum Sustainable Drive Level
Operating Drive Level
Crystal Shunt Capacitance
Effective Series Resistance, Fundamental, 10-30MHz
Effective Series Resistance, 3
rd
Overtone, 30-50MHz
[CO< 4pF, C
L
=(5pF)/(8pF)]
Effective Series Resistance, 3
rd
Overtone, 50-65MHz,
[CO< 4pF, C
L
=5pF(5pF)/(8pF)]
Effective Series Resistance, 3
rd
Overtone, 65-75MHz
[CO< 4pF, C
L
=(5pF)/(8pF)]
Note:
A detailed crystal specification document is also available for this part
SYMBOL
F
XIN
F
XIN
C
L (xtal)
MIN.
10
TYP.
MAX.
30
75
UNITS
MHz
MHz
pF
µW
µW
5
20
500
100
C0
ESR
ESR
ESR
ESR
6
30
100/70
60/40
45/30
pF
Ω
Ω
Ω
Ω
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
Rev 09/27/05 Page 4
PL611-01
Programmable Quick Turn Clock
T M
PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)
MSOP 8L
Symbol
A
A1
A2
B
C
D
E
H
L
e
SOIC 8L
Symbol
A
A1
A2
B
C
D
E
H
L
e
SOT-23 6 L
Symbol
A
A1
A2
B
C
D
E
H
L
e
Dimension in MM
Min.
Max.
1.05
1.35
0.05
0.15
1.00
1.20
0.30
0.50
0.08
0.20
2.80
3.00
1.50
1.70
2.60
3.0
0.35
0.55
0.95 BSC
Dimension in MM
Min.
Max.
1.35
1.75
0.10
0.25
1.25
1.50
0.33
0.53
0.19
0.27
4.80
5.00
3.80
4.00
5.80
6.20
0.40
0.89
1.27 BSC
Dimension in MM
Min.
Max.
---
1.10
0.05
0.15
0.81
0.91
0.25
0.40
0.13
0.23
2.90
3.10
2.90
3.10
4.90 BSC
0.445
0.648
0.65 BSC
E
H
D
A2 A
A1
e
b
C
L
E
H
D
A2 A
A1
e
b
C
L
E
H
D
A2 A
A1
e
b
C
L
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
从全球来看，智能电视在设备互联接口、内容服务接口、应用程序开发接口、系统安全可信技术等方面的标准尚未统一，厂商采用不同的操作系统和内容接口，各自的应用互不兼容，对产业整体发展造成障碍，在应用丰富度上也很欠缺。近日国内一些家电厂商主办智能电视开发论坛，力图吸引更多的开发者参与进来，从这一点来看，目前还是家电厂商较为主动地在推动智能电视标准化以及各类应用的开发。 TV OS成产业角逐焦点 ...[详细]
单片机
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
